... | ... | @@ -21,53 +21,15 @@ kept. Let's analyze what can be found in the manifest: |
|
|
|
|
|
modules = { "local" : [ "../../../top/spec_1_1/wr_core_demo" ] }
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Variable</strong></td>
|
|
|
<td><strong>Value</strong></td>
|
|
|
<td><strong>Meaning</strong></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>target</td>
|
|
|
<td>xilinx</td>
|
|
|
<td>Target vendor for the synthesis is Xilinx</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>action</td>
|
|
|
<td>synthesis</td>
|
|
|
<td>Action for the makefile is synthesis</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>fetchto</td>
|
|
|
<td>./../../ip_cores</td>
|
|
|
<td>All fetched modules from the current manifest will be put in ../../../ip_cores</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>syn_device</td>
|
|
|
<td>xc6slx45t</td>
|
|
|
<td>Part number to but put in the project file</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>syn_grade</td>
|
|
|
<td>-3</td>
|
|
|
<td></td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>syn_package</td>
|
|
|
<td>fgg484</td>
|
|
|
<td>Package of the chosen part</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>syn_top</td>
|
|
|
<td>spec_top</td>
|
|
|
<td>Top design's entity</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>syn_project</td>
|
|
|
<td>spec_top_wrc.xise</td>
|
|
|
<td>ISE p</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
Below there is a short description of the listing:
|
|
|
| **Variable**| **Value**| **Meaning**|
|
|
|
|target|xilinx| Target vendor for the synthesis is Xilinx|
|
|
|
|action|synthesis| Action for the makefile is synthesis|
|
|
|
|fetchto| ../../../ip\_cores| All fetched modules from the current
|
|
|
manifest will be put in ../../../ip\_cores|
|
|
|
|syn\_device|xc6slx45t| Part number to but put in the project file|
|
|
|
|syn\_grade|-3||
|
|
|
|syn\_package|fgg484|Package of the chosen part|
|
|
|
|syn\_top|spec\_top|Top design's entity|
|
|
|
|syn\_project|spec\_top\_wrc.xise|ISE p|
|
|
|
|