... | @@ -26,41 +26,35 @@ I've run a set of preliminary demos that are on the test folder 2014. |
... | @@ -26,41 +26,35 @@ I've run a set of preliminary demos that are on the test folder 2014. |
|
|
|
|
|
Do we want to arrange a separated repository for the demos?
|
|
Do we want to arrange a separated repository for the demos?
|
|
|
|
|
|
## Brand Neutral
|
|
## Supported tools
|
|
|
|
|
|
Xilinx biased, no synthesis makefiles for Altera.
|
|
In adition to general purpose code managing capabilities, there are
|
|
|
|
different tool specific actions:
|
|
|
|
|
|
<table>
|
|
<table>
|
|
<tbody>
|
|
<tbody>
|
|
<tr class="odd">
|
|
<tr class="odd">
|
|
<td><strong>Name</strong></td>
|
|
<td><strong>Action</strong></td>
|
|
<td><strong>Xilinx</strong></td>
|
|
<td><strong>ISE</strong></td>
|
|
<td><strong>Altera</strong></td>
|
|
<td><strong>Quartus</strong></td>
|
|
<td><strong>Modelsim</strong></td>
|
|
<td><strong>Modelsim</strong></td>
|
|
<td><strong>Icarus</strong></td>
|
|
<td><strong>Icarus</strong></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="even">
|
|
<td>Code Fetch</td>
|
|
<td>Project Generation</td>
|
|
<td>YES</td>
|
|
|
|
<td>YES</td>
|
|
|
|
<td>YES</td>
|
|
|
|
<td>YES</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>Project Gen</td>
|
|
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
<td>N.A.??</td>
|
|
<td>N.A.??</td>
|
|
<td>N.A.</td>
|
|
<td>N.A.</td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="odd">
|
|
<td>Simulation</td>
|
|
<td>Simulation</td>
|
|
<td>ISIM</td>
|
|
<td>ISIM</td>
|
|
<td>Modelsim</td>
|
|
<td>Modelsim</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="even">
|
|
<td>Synthesis</td>
|
|
<td>Synthesis</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
<td>NO</td>
|
|
<td>NO</td>
|
... | @@ -73,6 +67,10 @@ Xilinx biased, no synthesis makefiles for Altera. |
... | @@ -73,6 +67,10 @@ Xilinx biased, no synthesis makefiles for Altera. |
|
*GHDL**: some work was made in a separate branch. This is not included
|
|
*GHDL**: some work was made in a separate branch. This is not included
|
|
in master and follows an older software design (2 years old).
|
|
in master and follows an older software design (2 years old).
|
|
|
|
|
|
|
|
### Proposal
|
|
|
|
|
|
|
|
Xilinx biased, no synthesis makefiles for Altera.
|
|
|
|
|
|
## Device Family Support
|
|
## Device Family Support
|
|
|
|
|
|
In order to generate an ISE or a Quartus project, the device family is
|
|
In order to generate an ISE or a Quartus project, the device family is
|
... | | ... | |