... | @@ -45,7 +45,7 @@ Separation between older releases stuff and current master. |
... | @@ -45,7 +45,7 @@ Separation between older releases stuff and current master. |
|
|
|
|
|
- Compile all the stuff related with ISYP/v1.0 and set a clear wiki
|
|
- Compile all the stuff related with ISYP/v1.0 and set a clear wiki
|
|
section for this stuff.
|
|
section for this stuff.
|
|
- Write a new user document in both wiki and texinfo
|
|
- Write a new user document in both wiki and texinfo.
|
|
|
|
|
|
A full current feature set list with examples and parameter/options.
|
|
A full current feature set list with examples and parameter/options.
|
|
|
|
|
... | @@ -54,21 +54,27 @@ A full current feature set list with examples and parameter/options. |
... | @@ -54,21 +54,27 @@ A full current feature set list with examples and parameter/options. |
|
|
|
|
|
## Demos
|
|
## Demos
|
|
|
|
|
|
"Learn by example": use the same design samples for both
|
|
There is only a single test in the Master source code (Xilinx ISIM
|
|
|
|
simulation).
|
|
|
|
|
|
|
|
*Learn by example**: use the same design samples for both
|
|
documentation/tutorial and regression testing (this is one of the
|
|
documentation/tutorial and regression testing (this is one of the
|
|
features to be done).
|
|
features to be done). The core features we want to test are those the
|
|
|
|
users would like to use.
|
|
|
|
|
|
The core features we want to test are those the users would like to use.
|
|
### Proposal
|
|
|
|
|
|
I've run a set of preliminary demos that are on the test folder 2014.
|
|
I've run a set of preliminary demos that are on the test folder 2014.
|
|
|
|
|
|
Do we want to arrange a separated repository for the demos?
|
|
Do we want to arrange a separated repository for the demos?
|
|
|
|
|
|
## Supported tools
|
|
## Synthesis
|
|
|
|
|
|
In adition to general purpose code managing capabilities, there are
|
|
In adition to general purpose code managing capabilities, there are
|
|
different tool specific actions:
|
|
different tool specific actions:
|
|
|
|
|
|
|
|
### Brand biased
|
|
|
|
|
|
<table>
|
|
<table>
|
|
<tbody>
|
|
<tbody>
|
|
<tr class="odd">
|
|
<tr class="odd">
|
... | @@ -102,10 +108,11 @@ different tool specific actions: |
... | @@ -102,10 +108,11 @@ different tool specific actions: |
|
</tbody>
|
|
</tbody>
|
|
</table>
|
|
</table>
|
|
|
|
|
|
*GHDL**: some work was made in a separate branch. This is not included
|
|
no synthesis makefiles for Altera.
|
|
in master and follows an older software design (2 years old).
|
|
|
|
|
|
### Proposal
|
|
|
|
|
|
Xilinx biased, no synthesis makefiles for Altera.
|
|
Xilinx biased,
|
|
|
|
|
|
### Proposal
|
|
### Proposal
|
|
|
|
|
... | @@ -118,6 +125,60 @@ Add support for Makefile generation handling Quartus synthesis. |
... | @@ -118,6 +125,60 @@ Add support for Makefile generation handling Quartus synthesis. |
|
Each simulation makefile builds a run project / workspace and then
|
|
Each simulation makefile builds a run project / workspace and then
|
|
specific.
|
|
specific.
|
|
|
|
|
|
|
|
### Coverage
|
|
|
|
|
|
|
|
<table>
|
|
|
|
<tbody>
|
|
|
|
<tr class="odd">
|
|
|
|
<td><strong>Tool</strong></td>
|
|
|
|
<td><strong>VHDL</strong></td>
|
|
|
|
<td><strong>Verilog</strong></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>ISIM</td>
|
|
|
|
<td>YES</td>
|
|
|
|
<td>YES</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>Modelsim</td>
|
|
|
|
<td>YES</td>
|
|
|
|
<td>YES</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>Icarus Verilog</td>
|
|
|
|
<td>NO</td>
|
|
|
|
<td>YES</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>GHDL</td>
|
|
|
|
<td>PARTIAL [1]</td>
|
|
|
|
<td>NO</td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
*: some GHDL support work was made in a separate branch. This is not
|
|
|
|
included in master and follows an older software design (2 years old).
|
|
|
|
|
|
|
|
### Proposal
|
|
|
|
|
|
|
|
- Add a set of common unified simulation flow commands and output for
|
|
|
|
the different.
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Support for custom simulation scripts.
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Merge and fix GHDL support. This is the only "Free/Libre" real
|
|
|
|
alternative for VHDL simulation.
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Allow for remote simulation. Simulation is an ideal remote feature
|
|
|
|
because of the same reasons Synthesis is.
|
|
|
|
|
|
## Device Family Support
|
|
## Device Family Support
|
|
|
|
|
|
In order to generate an ISE or a Quartus project, the device family is
|
|
In order to generate an ISE or a Quartus project, the device family is
|
... | | ... | |