... | @@ -2,7 +2,7 @@ |
... | @@ -2,7 +2,7 @@ |
|
|
|
|
|
Connect JTAG to your SPECv4 as
|
|
Connect JTAG to your SPECv4 as
|
|
shown:
|
|
shown:
|
|
![](/uploads/341c76aa25dc3eafeeb7f3e9fc80bf11/SPECv4-JTAG.jpeg)
|
|
![](https://ohwr.org/project/gsi-timing-starter-kit/uploads/341c76aa25dc3eafeeb7f3e9fc80bf11/SPECv4-JTAG.jpeg)
|
|
You must also power the SPEC card either using the 12V DC input on the
|
|
You must also power the SPEC card either using the 12V DC input on the
|
|
top or by inserting it into a system and then turning that system on. Do
|
|
top or by inserting it into a system and then turning that system on. Do
|
|
not connect the 12V DC input when the card is inserted in a PC\!
|
|
not connect the 12V DC input when the card is inserted in a PC\!
|
... | @@ -40,7 +40,7 @@ Now that your device is flashed, confirm that it working using the |
... | @@ -40,7 +40,7 @@ Now that your device is flashed, confirm that it working using the |
|
Connect the Digilent Jtag cable to the card as
|
|
Connect the Digilent Jtag cable to the card as
|
|
shown:
|
|
shown:
|
|
|
|
|
|
![](/uploads/c22db64c9a83bbeeac9a29679b3abccf/vetar_jtag.png)
|
|
![](https://ohwr.org/project/gsi-timing-starter-kit/uploads/c22db64c9a83bbeeac9a29679b3abccf/vetar_jtag.png)
|
|
|
|
|
|
Given a working jed file (you can use
|
|
Given a working jed file (you can use
|
|
[Prebuilt-images](Prebuilt-images)), you program the EEPROM of the CPLD
|
|
[Prebuilt-images](Prebuilt-images)), you program the EEPROM of the CPLD
|
... | @@ -56,6 +56,6 @@ using the ISE iMPACT tool: |
... | @@ -56,6 +56,6 @@ using the ISE iMPACT tool: |
|
|
|
|
|
|
|
|
|
### Files
|
|
### Files
|
|
* [SPECv4-JTAG.jpeg](/uploads/341c76aa25dc3eafeeb7f3e9fc80bf11/SPECv4-JTAG.jpeg)
|
|
* [SPECv4-JTAG.jpeg](https://ohwr.org/project/gsi-timing-starter-kit/uploads/341c76aa25dc3eafeeb7f3e9fc80bf11/SPECv4-JTAG.jpeg)
|
|
* [vetar_jtag.png](/uploads/65808851df378a3a7c7f4fdf91c57700/vetar_jtag.png)
|
|
* [vetar_jtag.png](https://ohwr.org/project/gsi-timing-starter-kit/uploads/65808851df378a3a7c7f4fdf91c57700/vetar_jtag.png)
|
|
* [vetar_jtag.png](/uploads/c22db64c9a83bbeeac9a29679b3abccf/vetar_jtag.png) |
|
* [vetar_jtag.png](https://ohwr.org/project/gsi-timing-starter-kit/uploads/c22db64c9a83bbeeac9a29679b3abccf/vetar_jtag.png) |
|
\ No newline at end of file |
|
\ No newline at end of file |