... | ... | @@ -38,7 +38,7 @@ Now that your device is flashed, confirm that it working using the |
|
|
# Flash a Xilinx CPLD
|
|
|
|
|
|
Connect the XXX cable to the card as shown:
|
|
|
vetar\_jtag.jpg
|
|
|
vme\_jtag.jpg
|
|
|
Given a working bit file (you can use
|
|
|
[Prebuilt-images](Prebuilt-images)), you program the EEPROM of the CPLD
|
|
|
using the ISE Impact tool.
|
... | ... | |