... | @@ -10,16 +10,20 @@ |
... | @@ -10,16 +10,20 @@ |
|
|
|
|
|
## Interface (entity) changes
|
|
## Interface (entity) changes
|
|
|
|
|
|
- Additional generic, to set the ACk wait timeout (in wishbone clock
|
|
- Additional generic:
|
|
cycles).
|
|
- `g_ACK_TIMEOUT, positive` : Used to set the ACk wait timeout (in
|
|
- g\_ACK\_TIMEOUT
|
|
wishbone clock cycles).
|
|
- Additional ports
|
|
|
|
- csr\_err\_i, used to terminate the wishbone cycle if asserted.
|
|
<!-- end list -->
|
|
- csr\_rty\_i, not used. Reserved for future use.
|
|
|
|
- csr\_int\_i, not used. Reserved for future use.
|
|
- Additional ports:
|
|
- dma\_err\_i, not used. Reserved for future use.
|
|
- `csr_err_i, std_logic` : Used to terminate the wishbone cycle if
|
|
- dma\_rty\_i, not used. Reserved for future use.
|
|
asserted.
|
|
- dma\_int\_i, not used. Reserved for future use.
|
|
- `csr_rty_i, std_logic` : Not used. Reserved for future use.
|
|
|
|
- `csr_int_i, std_logic` : Not used. Reserved for future use.
|
|
|
|
- `dma_err_i, std_logic` : Not used. Reserved for future use.
|
|
|
|
- `dma_rty_i, std_logic` : Not used. Reserved for future use.
|
|
|
|
- `dma_int_i, std_logic` : Not used. Reserved for future use.
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
... | | ... | |