... | @@ -5,7 +5,7 @@ |
... | @@ -5,7 +5,7 @@ |
|
The GIRAPH is an active 19" patch panel that provides robust 5V TTL IOs for FPGA boards. It is configurable through I²C or optionally via USB-C.
|
|
The GIRAPH is an active 19" patch panel that provides robust 5V TTL IOs for FPGA boards. It is configurable through I²C or optionally via USB-C.
|
|
|
|
|
|
[![arrangement](images/EDA-04676-V1-0_arrangement_small.png)](images/EDA-04676-V1-0_arrangement.png)
|
|
[![arrangement](images/EDA-04676-V1-0_arrangement_small.png)](images/EDA-04676-V1-0_arrangement.png)
|
|
**Front view**
|
|
*Front view*
|
|
|
|
|
|
## Main Features
|
|
## Main Features
|
|
|
|
|
... | @@ -31,13 +31,13 @@ The GIRAPH is an active 19" patch panel that provides robust 5V TTL IOs for FPGA |
... | @@ -31,13 +31,13 @@ The GIRAPH is an active 19" patch panel that provides robust 5V TTL IOs for FPGA |
|
* One general purpose push-button
|
|
* One general purpose push-button
|
|
|
|
|
|
![block_diagram](images/block_diagram.png)
|
|
![block_diagram](images/block_diagram.png)
|
|
**Block diagram of one channel**
|
|
*Block diagram of one channel*
|
|
|
|
|
|
## Project information
|
|
## Project information
|
|
|
|
|
|
* [Schematics](https://gitlab.cern.ch/abt-projects/electronics/active-patch-32/-/raw/master/Schematics/EDA-0XXXX-V1-0_sch.pdf) - on CERN GitLab
|
|
* Schematics: [Altium project](https://edms.cern.ch/ui/file/2780475/LAST_RELEASED/EDA-04676-V1-0_project.zip), [PDF](https://edms.cern.ch/ui/file/2780475/LAST_RELEASED/EDA-04676-V1-0_sch.pdf)
|
|
* [Mechanical integration](https://gitlab.cern.ch/abt-projects/electronics/active-patch-32/-/tree/master/Mechanics) - on CERN GitLab
|
|
* Mechanical integration: [FreeCAD project](giraph_mech.zip), [PDF](https://edms.cern.ch/ui/file/2780479/LAST_RELEASED/EDA-04676-V1-0_arrangement.pdf)
|
|
* Official production documentation: "EDA-0":http://edms.cern.ch/nav/eda-0
|
|
* Official production documentation: [EDA-04676-V1-0](https://edms.cern.ch/item/EDA-04676-V1-0)
|
|
* [[Users]]
|
|
* [[Users]]
|
|
* [[Software]]
|
|
* [[Software]]
|
|
* [[FAQ|Frequently Asked Questions]]
|
|
* [[FAQ|Frequently Asked Questions]]
|
... | @@ -55,15 +55,16 @@ The GIRAPH is an active 19" patch panel that provides robust 5V TTL IOs for FPGA |
... | @@ -55,15 +55,16 @@ The GIRAPH is an active 19" patch panel that provides robust 5V TTL IOs for FPGA |
|
## Status
|
|
## Status
|
|
|
|
|
|
|**Date**|**Event**|
|
|
|**Date**|**Event**|
|
|
|----|----|
|
|
|---|---|
|
|
| 01/03/2022 | Start of project |
|
|
| 01/03/2022 | Start of project |
|
|
| 18/03/2022 | Definition of specifications, start of schematics design |
|
|
| 18/03/2022 | Definition of specifications, start of schematics design |
|
|
| 28/03/2022 | Start of procurement of electronic components |
|
|
| 28/03/2022 | Start of procurement of electronic components |
|
|
| 09/06/2022 | First schematics review |
|
|
| 09/06/2022 | First schematics review |
|
|
| 24/06/2022 | All review comments implemented, start of PCB design |
|
|
| 24/06/2022 | All review comments implemented, start of PCB design |
|
|
| 25/07/2022 | PCB design review, start of mechanical design |
|
|
| 25/07/2022 | PCB design review, start of mechanical design |
|
|
| 15/09/2022 | PCB sent for validation and production of 2 prototypes |
|
|
| 15/09/2022 | PCB sent for validation |
|
|
|
|
| 15/11/2022 | Production of 2 prototypes |
|
|
|
|
|
|
---
|
|
---
|
|
|
|
|
|
15 September 2022 |
|
15 November 2022 |
|
\ No newline at end of file |
|
\ No newline at end of file |