... | @@ -49,28 +49,28 @@ requirement. |
... | @@ -49,28 +49,28 @@ requirement. |
|
|
|
|
|
## Main features
|
|
## Main features
|
|
|
|
|
|
\*Rad-hard FPGA (Microsemi ProAsic3) (TID up to 750 Gy)
|
|
- Rad-hard FPGA (Microsemi ProAsic3) (TID up to 750 Gy)
|
|
\*Features different components of the GBT-Versatile Link ecosystem from
|
|
- Features different components of the GBT-Versatile Link ecosystem
|
|
CERN PH-ESE
|
|
from CERN PH-ESE
|
|
\*Optical & Electrical serial links:
|
|
- Optical & Electrical serial links:
|
|
\*\*One high-speed bidirectional optical link (Versatile Link) (4.8
|
|
- One high-speed bidirectional optical link (Versatile Link) (4.8
|
|
Gbps)
|
|
Gbps)
|
|
\*\*One custom low-speed bidirectional electrical link (tested up to 10
|
|
- One custom low-speed bidirectional electrical link (tested up to
|
|
Mbps over 2 Km of coaxial cable)
|
|
10 Mbps over 2 Km of coaxial cable)
|
|
\*Upgradable:
|
|
- Upgradable:
|
|
\*\*Socket for one expansion FMC HPC for user-specific I/Os
|
|
- Socket for one expansion FMC HPC for user-specific I/Os
|
|
(Note\!\! High-speed lanes are used as standard user-specific I/Os and
|
|
(Note\!\! High-speed lanes are used as standard user-specific
|
|
for special purposes)
|
|
I/Os and for special purposes)
|
|
\*\*Two general purpose connectors for user-specific I/Os (13 & 24
|
|
- Two general purpose connectors for user-specific I/Os (13 & 24
|
|
pins)
|
|
pins)
|
|
\*Several general purpose I/O resources (e.g. push button, etc.)
|
|
- Several general purpose I/O resources (e.g. push button, etc.)
|
|
\*Flexible schemes for:
|
|
- Flexible schemes for:
|
|
\*\*Clocks
|
|
- Clocks
|
|
\*\*Resets
|
|
- Resets
|
|
\*\*FPGA programming
|
|
- FPGA programming
|
|
\*\*Slow Control (SC) E-link
|
|
- Slow Control (SC) E-link
|
|
\*\*Power
|
|
- Power
|
|
\*The GEFE presents a small custom form factor (205x100mm).
|
|
- The GEFE presents a small custom form factor (205x100mm).
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
... | | ... | |