Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME FMC Carrier VFC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME FMC Carrier VFC
Commits
cd70b752
Commit
cd70b752
authored
Dec 20, 2010
by
Andrea Boccardi
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hanged the front pannel led frequency
parent
56cc6994
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
7 deletions
+7
-7
SystemFpga.v
trunk/hdl/design/SystemFpga.v
+7
-7
No files found.
trunk/hdl/design/SystemFpga.v
View file @
cd70b752
...
...
@@ -280,9 +280,9 @@ wire a_VmeSysReset_nq;
wire
[
7
:
0
]
IntSource_b8
;
wire
[
2
:
0
]
InterrupLevel
;
wire
[
7
:
0
]
IntVector_b8
;
reg
[
2
1
:
0
]
Si57xDivider_c
=
'd0
;
reg
[
2
1
:
0
]
VcTcXoDivider_c
=
'd0
;
reg
[
2
1
:
0
]
VmeSysClkDivider_c
=
'd0
;
reg
[
2
3
:
0
]
Si57xDivider_c
=
'd0
;
reg
[
2
3
:
0
]
VcTcXoDivider_c
=
'd0
;
reg
[
2
3
:
0
]
VmeSysClkDivider_c
=
'd0
;
reg
a_FpLed7
;
reg
Rst_rq
;
reg
[
1
:
0
]
VmeSysReset_dx
;
...
...
@@ -372,17 +372,17 @@ Monostable i_ClearMonostable(
.
SynchOutput_oq
(
RstForLed
))
;
assign
FpLed_onb8
[
0
]
=
VmeAccessForLed
?
1'b0
:
1'bz
;
assign
FpLed_onb8
[
1
]
=
(
~&
VmeIrq_ob7
)
?
1'b0
:
1'bz
;
assign
FpLed_onb8
[
1
]
=
(
|
VmeIrq_ob7
)
?
1'b0
:
1'bz
;
assign
FpLed_onb8
[
2
]
=
(
^{
VmeGa_ib5n
,
~
VmeGaP_in
}
|
~
UseGa_i
)
?
1'b0
:
1'bz
;
assign
FpLed_onb8
[
3
]
=
RstForLed
?
1'b0
:
1'bz
;
assign
Si57xDivided
=
Si57xDivider_c
[
2
1
]
;
assign
Si57xDivided
=
Si57xDivider_c
[
2
3
]
;
always
@
(
posedge
Si57x_ik
)
Si57xDivider_c
<=
#
`dly
Si57xDivider_c
+
1'b1
;
assign
VcTcXoDivided
=
VcTcXoDivider_c
[
2
1
]
;
assign
VcTcXoDivided
=
VcTcXoDivider_c
[
2
3
]
;
always
@
(
posedge
VcTcXo_ik
)
VcTcXoDivider_c
<=
#
`dly
VcTcXoDivider_c
+
1'b1
;
assign
VmeSysClkDivided
=
VmeSysClkDivider_c
[
2
1
]
;
assign
VmeSysClkDivided
=
VmeSysClkDivider_c
[
2
3
]
;
always
@
(
posedge
VmeSysClk_ik
)
VmeSysClkDivider_c
<=
#
`dly
VmeSysClkDivider_c
+
1'b1
;
always
@*
case
(
Switch_ib2
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment