... | @@ -21,79 +21,18 @@ follows: |
... | @@ -21,79 +21,18 @@ follows: |
|
|
|
|
|
# VFC testing roadmap
|
|
# VFC testing roadmap
|
|
|
|
|
|
<table>
|
|
|**Step**|**FPGA**|**Test**|**Status**|
|
|
<tbody>
|
|
|----|----|----|----|
|
|
<tr class="odd">
|
|
|1|**SFPGA**|VME connector||
|
|
<td><b> Step </b></td>
|
|
|2|**SFPGA**|[Power supply](VFC-Power-Supply-Test)|Sketch|
|
|
<td><b> FPGA </b></td>
|
|
|3|**SFPGA**|[Clock generation](VFC-Clock-generation-Test)|Sketch|
|
|
<td><b> Test </b></td>
|
|
|4|**SFPGA**|Flash memory||
|
|
<td><b> Status </b></td>
|
|
|5|**SFPGA**, **AFPGA**|Gigabit interconnection lanes||
|
|
</tr>
|
|
|6|**AFPGA**|VME connector||
|
|
<tr class="even">
|
|
|7|**AFPGA**|[FMC connector](FMC-VME-Test-Suite)|Sketch|
|
|
<td>1</td>
|
|
|8|**SFPGA**|[DDR3 memory](DDR3-VME-Test-Suite)|Sketch|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|9|**AFPGA**|SRAM memory||
|
|
<td>VME connector</td>
|
|
|10|**SFPGA**|LEMO connector||
|
|
<td></td>
|
|
|11|**SFPGA**|SFP connector||
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>2</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[Power supply](VFC-Power-Supply-Test)</td>
|
|
|
|
<td>Sketch</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>3</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[Clock generation](VFC-Clock-generation-Test)</td>
|
|
|
|
<td>Sketch</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>4</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>Flash memory</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>5</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong>, <strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>Gigabit interconnection lanes</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>6</td>
|
|
|
|
<td><strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>VME connector</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>7</td>
|
|
|
|
<td><strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>[FMC connector](FMC-VME-Test-Suite)</td>
|
|
|
|
<td>Sketch</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>8</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[DDR3 memory](DDR3-VME-Test-Suite)</td>
|
|
|
|
<td>Sketch</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>9</td>
|
|
|
|
<td><strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>SRAM memory</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>10</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>LEMO connector</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>11</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>SFP connector</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table> |
|
|