|
# ***Test Suites***
|
|
The VME FMC Carrier consist of two FPGA: System FPGA, SFPGA, and
|
|
|
|
Application FPGA -AFPGA. Each FPGA is connected to several devices as
|
|
|
|
follows:
|
|
|
|
|
|
## [FMC](FMC-VME-Test-Suite)
|
|
## System FPGA
|
|
|
|
|
|
## [DDR3 Micron MT41J128M16HA15E](DDR3-VME-Test-Suite)
|
|
- Power supply system
|
|
|
|
- Clock generation system
|
|
|
|
- VME connections
|
|
|
|
- DDR3 memory
|
|
|
|
- LEMO connector
|
|
|
|
- SFP connector
|
|
|
|
- Gigabit interconnection lanes with Application FPGA
|
|
|
|
|
|
|
|
## Application FPGA
|
|
|
|
|
|
|
|
- FMC connector
|
|
|
|
- VME P0/p2 connections
|
|
|
|
- SRAM memory
|
|
|
|
- Gigabit interconnection lanes with Application FPGA
|
|
|
|
|
|
|
|
# VFC testing roadmap
|
|
|
|
|
|
|
|
<table>
|
|
|
|
<tbody>
|
|
|
|
<tr class="odd">
|
|
|
|
<td><b> Step </b></td>
|
|
|
|
<td><b> FPGA </b></td>
|
|
|
|
<td><b> Test </b></td>
|
|
|
|
<td><b> Status </b></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>1</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[VME connector](VFC-VME-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>2</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[Power supply](VFC-Power-Supply-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>3</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[Clock generation](VFC-Clock-generation-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>4</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong>, <strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>[Gigabit interconnection lanes](VFC-Gigabit-interconnection-lanes-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>5</td>
|
|
|
|
<td><strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>[VME connector](VFC-VME-connector-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>6</td>
|
|
|
|
<td><strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>[FMC connector](FMC-VME-Test-Suite)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>7</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[DDR3 memory](DDR3-VME-Test-Suite)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>8</td>
|
|
|
|
<td><strong><span class="green">AFPGA</span></strong></td>
|
|
|
|
<td>[SRAM memory](VFC-SRAM-memory-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>9</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[LEMO connector](VFC-LEMO-connector-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>10</td>
|
|
|
|
<td><strong><span class="blue">SFPGA</span></strong></td>
|
|
|
|
<td>[SFP connector](VFC-SFP-connector-Test)</td>
|
|
|
|
<td></td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
|
|
|
|
|
... | | ... | |