... | @@ -23,6 +23,9 @@ in green. As both figures show the design is highly modular and the |
... | @@ -23,6 +23,9 @@ in green. As both figures show the design is highly modular and the |
|
communication of all the modules with the PCIe interface is based on
|
|
communication of all the modules with the PCIe interface is based on
|
|
WISHBONE.
|
|
WISHBONE.
|
|
|
|
|
|
|
|
https://www.ohwr.org/3012
|
|
|
|
*SPEC TDC gateware architecture*
|
|
|
|
|
|
- The **GN4124 core** is the interface to the Gennum GN4124 PCIe
|
|
- The **GN4124 core** is the interface to the Gennum GN4124 PCIe
|
|
bridge chip. The core provides a WISHBONE master where all the other
|
|
bridge chip. The core provides a WISHBONE master where all the other
|
|
FPGA modules can connect to and gain access to the PCIe.
|
|
FPGA modules can connect to and gain access to the PCIe.
|
... | @@ -42,8 +45,11 @@ WISHBONE. |
... | @@ -42,8 +45,11 @@ WISHBONE. |
|
- The vector **interrupt** controller, VIC, is multiplexing different
|
|
- The vector **interrupt** controller, VIC, is multiplexing different
|
|
interrupt lines into one single line to the host.
|
|
interrupt lines into one single line to the host.
|
|
- The **crossbar** is used to map the different slaves in the WISHBONE
|
|
- The **crossbar** is used to map the different slaves in the WISHBONE
|
|
address space.
|
|
address
|
|
|
|
space.
|
|
|
|
|
|
|
|
https://www.ohwr.org/3013
|
|
|
|
*FMC TDC mezzanine gateware architecture*
|
|
Figure 2 shows the different parts of the FMC TDC mezzanine module and
|
|
Figure 2 shows the different parts of the FMC TDC mezzanine module and
|
|
their connections to the TDC mezzanine board. The heart of this module
|
|
their connections to the TDC mezzanine board. The heart of this module
|
|
is the TDC core, depicted in pink. The TDC core is first responsible for
|
|
is the TDC core, depicted in pink. The TDC core is first responsible for
|
... | | ... | |