... | @@ -24,7 +24,7 @@ communication of all the modules with the PCIe interface is based on |
... | @@ -24,7 +24,7 @@ communication of all the modules with the PCIe interface is based on |
|
WISHBONE.
|
|
WISHBONE.
|
|
|
|
|
|
https://www.ohwr.org/3012
|
|
https://www.ohwr.org/3012
|
|
*SPEC TDC gateware architecture*
|
|
*Figure 1: SPEC TDC gateware architecture*
|
|
|
|
|
|
- The **GN4124 core** is the interface to the Gennum GN4124 PCIe
|
|
- The **GN4124 core** is the interface to the Gennum GN4124 PCIe
|
|
bridge chip. The core provides a WISHBONE master where all the other
|
|
bridge chip. The core provides a WISHBONE master where all the other
|
... | @@ -49,7 +49,8 @@ https://www.ohwr.org/3012 |
... | @@ -49,7 +49,8 @@ https://www.ohwr.org/3012 |
|
space.
|
|
space.
|
|
|
|
|
|
https://www.ohwr.org/3013
|
|
https://www.ohwr.org/3013
|
|
*FMC TDC mezzanine gateware architecture*
|
|
*Figure 2: FMC TDC mezzanine gateware architecture*
|
|
|
|
|
|
Figure 2 shows the different parts of the FMC TDC mezzanine module and
|
|
Figure 2 shows the different parts of the FMC TDC mezzanine module and
|
|
their connections to the TDC mezzanine board. The heart of this module
|
|
their connections to the TDC mezzanine board. The heart of this module
|
|
is the TDC core, depicted in pink. The TDC core is first responsible for
|
|
is the TDC core, depicted in pink. The TDC core is first responsible for
|
... | | ... | |