... | ... | @@ -2,7 +2,32 @@ |
|
|
|
|
|
## Update (January 2022)
|
|
|
|
|
|
The latest version of the standard, ANSI/VITA 57.4-2018 defines that both 24C02 and 24C32 devices may be used:
|
|
|
|
|
|
### The latest version of the FMC standard, ANSI/VITA 57.1-2019 reads:
|
|
|
|
|
|
**Recommendation 5.7-1:** Mezzanine cards should provide only one EEPROM, either 2Kb or 32Kb.
|
|
|
|
|
|
**Observation 5.21-1:** VITA 57.1 specifies the use of a 2Kb EEPROM per
|
|
|
the IPMI specification which calls up a 24C02. This is shown in Table 10.
|
|
|
The 2Kb EEPROM does not provide enough space for all FMCs, and larger
|
|
|
EEPROMs are desired. 2Kb and smaller EEPROMs use one byte addressing.
|
|
|
4Kb to 16Kb EEPROMs also use single byte addressing but redefine some
|
|
|
of the address pins that VITA 57.1 connects to the GA pins and are not
|
|
|
compatible with the needs of the spec. 32Kb and larger EEPROMs switch to
|
|
|
two byte addressing and define the address pins the same as 2Kb EEPROMs
|
|
|
as shown in Table 10. As a result, the decision was made to skip over the 4
|
|
|
to 16Kb EEPROMs and specify a 32Kb or larger 24C32 compatible
|
|
|
EEPROM if a module needs a larger EEPROM. Since the 24C32 uses two
|
|
|
byte addressing, it also has a different base address than the 24C02
|
|
|
compatible EEPROMs.
|
|
|
|
|
|
**Observation 5.21-2:** For carrier cards to discern between 2Kb and 32Kb
|
|
|
EEPROMs, they must first look for the 2Kb EEPROM at the addresses
|
|
|
provided in Table 10.
|
|
|
|
|
|
---
|
|
|
|
|
|
### The latest version of the FMC+ standard, ANSI/VITA 57.4-2018 defines that both 24C02 and 24C32 devices may be used:
|
|
|
|
|
|
**Observation 5.4-1:** VITA 57.1 specifies the use of a 2Kb EEPROM per the IPMI specification
|
|
|
which calls up a **24C02**. <..snip..> The 2Kb EEPROM does not provide
|
... | ... | @@ -16,10 +41,14 @@ different base address than the 24C02 compatible EEPROMs. |
|
|
first look for the 2Kb EEPROM at the addresses provided in Table 5.4-1. If not found, look for the
|
|
|
32Kb EEPROM per Table 5.4-2.
|
|
|
|
|
|
See also
|
|
|
---
|
|
|
|
|
|
*See also*
|
|
|
- [FPGA Mezzanine Card (FMC) standard ANSI/VITA 57.1-2019](https://catalogue.library.cern/literature/zenmd-a7j88) - (CERN only)
|
|
|
- [FPGA Mezzanine Card Plus (FMC+) standard AV57.4-2018](https://catalogue.library.cern/literature/n6rga-vgv34) - (CERN only)
|
|
|
|
|
|
---
|
|
|
---
|
|
|
|
|
|
## Original from May 2021
|
|
|
|
... | ... | |