... | @@ -16,7 +16,9 @@ different base address than the 24C02 compatible EEPROMs. |
... | @@ -16,7 +16,9 @@ different base address than the 24C02 compatible EEPROMs. |
|
first look for the 2Kb EEPROM at the addresses provided in Table 5.4-1. If not found, look for the
|
|
first look for the 2Kb EEPROM at the addresses provided in Table 5.4-1. If not found, look for the
|
|
32Kb EEPROM per Table 5.4-2.
|
|
32Kb EEPROM per Table 5.4-2.
|
|
|
|
|
|
See also [FPGA Mezzanine Card Plus (FMC+) standard AV57.4-2018](https://catalogue.library.cern/literature/n6rga-vgv34) - (CERN only)
|
|
See also
|
|
|
|
- [FPGA Mezzanine Card (FMC) standard ANSI/VITA 57.1-2019](https://catalogue.library.cern/literature/zenmd-a7j88) - (CERN only)
|
|
|
|
- [FPGA Mezzanine Card Plus (FMC+) standard AV57.4-2018](https://catalogue.library.cern/literature/n6rga-vgv34) - (CERN only)
|
|
|
|
|
|
|
|
|
|
## Original from May 2021
|
|
## Original from May 2021
|
... | @@ -204,4 +206,4 @@ On 2018-02-15 9:21 AM, Federico Vaga wrote: |
... | @@ -204,4 +206,4 @@ On 2018-02-15 9:21 AM, Federico Vaga wrote: |
|
|
|
|
|
---
|
|
---
|
|
|
|
|
|
27 January 2022 |
|
2 February 2022 |
|
\ No newline at end of file |
|
\ No newline at end of file |