Skip to content
GitLab
Explore
Sign in
This is an archived project. Repository and other project resources are read-only.
Projects
fmc-nanofip
Wiki
I2C master interface for BI
I2C master interface for BI
· Changes
Page history
Update I2C master interface for BI
authored
May 31, 2022
by
Evangelia Gousiou
Show whitespace changes
Inline
Side-by-side
I2C-master-interface-for-BI.md
View page @
0bcf9c98
BI might be interested in having an I2C master for the reconfiguration of
the
LpGBTx.
BI might be interested in having an I2C master for the reconfiguration of LpGBTx.
For the implementation the following options might be feasible; a proof-of-concept is needed for confirmation.
For the implementation the following options might be feasible; a proof-of-concept is needed for confirmation.
### A. JTAG-like implementation
### A. JTAG-like implementation
...
@@ -34,3 +34,4 @@ For the implementation the following options might be feasible; a proof-of-conce
...
@@ -34,3 +34,4 @@ For the implementation the following options might be feasible; a proof-of-conce
### Open questions:
### Open questions:
-
Access to the I2C interface out of the normal operation of the bus (with dedicated mactrocycle)
-
Access to the I2C interface out of the normal operation of the bus (with dedicated mactrocycle)
-
Frequency and timeouts on the LpGBTx I2C interface
-
Frequency and timeouts on the LpGBTx I2C interface
-
Number of LpGBTx
\ No newline at end of file