... | @@ -5,7 +5,7 @@ LEMO connectors. |
... | @@ -5,7 +5,7 @@ LEMO connectors. |
|
It has been designed for testing White Rabbit functionality as part of
|
|
It has been designed for testing White Rabbit functionality as part of
|
|
the SPEC Demonstration Package for White Rabbit
|
|
the SPEC Demonstration Package for White Rabbit
|
|
([manual](https://www.ohwr.org/project/spec/uploads/cecd5d18256f5ac94f7f2207c7e777bc/spec-demo-2011-09-02.pdf)),
|
|
([manual](https://www.ohwr.org/project/spec/uploads/cecd5d18256f5ac94f7f2207c7e777bc/spec-demo-2011-09-02.pdf)),
|
|
but can be used for other applications too.
|
|
and it can be used for other applications too.
|
|
|
|
|
|
## Functional specifications
|
|
## Functional specifications
|
|
|
|
|
... | @@ -17,18 +17,38 @@ but can be used for other applications too. |
... | @@ -17,18 +17,38 @@ but can be used for other applications too. |
|
- Output Rise/fall times: max. 2 ns
|
|
- Output Rise/fall times: max. 2 ns
|
|
- Input bandwidth: min. 200 MHz
|
|
- Input bandwidth: min. 200 MHz
|
|
- Programmable 50-Ohm input termination in each channel
|
|
- Programmable 50-Ohm input termination in each channel
|
|
- LVDS I/O on the carrier side.
|
|
- LVDS I/O on the carrier side
|
|
- One of the inputs shall be capable of driving a global clock net in
|
|
- One of the inputs shall be capable of driving a global clock net in
|
|
the carrier's FPGA
|
|
the carrier's FPGA
|
|
- Inputs need to be protected against +15V pulses with a pulse width
|
|
- Inputs need to be protected against +15V pulses with a pulse width
|
|
of at least 10us @ 50Hz (with protection diodes if possible)
|
|
of at least 10us @ 50Hz (with protection diodes if possible)
|
|
- Need to withstand a continuous short-circuit on all the outputs at
|
|
- Withstands a continuous short-circuit on all the outputs at the same
|
|
the same
|
|
time
|
|
time
|
|
|
|
|
|
|
|
## Block diagram
|
|
## Block diagram
|
|
![](/uploads/2d0b0f455ea9fd3936c518b4d07a6173/block_diagram.jpg)
|
|
![](/uploads/2d0b0f455ea9fd3936c518b4d07a6173/block_diagram.jpg)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
|
|
- Official production documentation: [EDMS
|
|
|
|
EDA-02408](https://edms.cern.ch/nav/EDA-02408)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
|
|
There are currently no commercial producers of this card.
|
|
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
|
|
- [Erik van der Bij](mailto:Erik.van.der.Bij@cern.ch) - CERN
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Project Status
|
|
## Project Status
|
|
|
|
|
|
<table>
|
|
<table>
|
... | @@ -43,18 +63,22 @@ time |
... | @@ -43,18 +63,22 @@ time |
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="odd">
|
|
<td>19-07-2011</td>
|
|
<td>19-07-2011</td>
|
|
<td>Five cards built. Contains bugs.</td>
|
|
<td>Five cards built. Has some bugs.</td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="even">
|
|
<td>20-09-2011</td>
|
|
<td>20-09-2011</td>
|
|
<td>Updated schematics in SVN. Will pass through CERN's design office.</td>
|
|
<td>Updated schematics in SVN. Will pass through CERN's design office.</td>
|
|
</tr>
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>12-10-2011</td>
|
|
|
|
<td>Production documentation available in EDMS. Project closed.</td>
|
|
|
|
</tr>
|
|
</tbody>
|
|
</tbody>
|
|
</table>
|
|
</table>
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
Tom Wlostowski, Erik van der Bij - 20 September 2011
|
|
Tom Wlostowski, Erik van der Bij - 19 October 2011
|
|
|
|
|
|
|
|
|
|
|
|
|
... | | ... | |