|
|
|
# FMC DIO 32ch TTL a
|
|
|
|
|
|
|
|
## Project description
|
|
|
|
|
|
|
|
FmcDIO16chTTLa is a 4x 8-bit port digital IO card in FMC form-factor.
|
|
|
|
Each 8-bit port can be configured individually as input or output. IOs
|
|
|
|
are TTL
|
|
|
|
compatible.
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
![](/project/fmc-dio-32chttla/uploads/96322f5c854a551c232b933c1d631bc9/DIO_front-small.jpg)
|
|
|
|
|
|
|
|
*FMC DIO 32CH TTL a production board** - ([Top
|
|
|
|
view](https://www.ohwr.org/project/fmc-dio-32chttla/uploads/7201de2440745282b106326a163e9351/DIO_top.JPG), [Bottom
|
|
|
|
view](https://www.ohwr.org/project/fmc-dio-32chttla/uploads/9bcd85eed6b99f9d35dc6dd189817122/DIO_bot.JPG) )
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Functional specifications
|
|
|
|
|
|
|
|
- 32 input/output ports
|
|
|
|
- output level 3.3V
|
|
|
|
- input level up to 5.5V
|
|
|
|
- output raise/fall Times max 3ns
|
|
|
|
- 4layer pcb
|
|
|
|
- Tyco MD5RP50F0L3 connector
|
|
|
|
- 3 diodes sygnalising pwr, patch conection and proper conection with
|
|
|
|
external patch
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Detailed project information
|
|
|
|
|
|
|
|
- Documentation:
|
|
|
|
- Schematics
|
|
|
|
([PDF](https://www.ohwr.org/project/fmc-dio-32chttla/blob/master/DOC/FMC_DIO_32.pdf),
|
|
|
|
[Altium
|
|
|
|
sources](https://www.ohwr.org/project/fmc-dio-32chttla/tree/master/Schematics))
|
|
|
|
- PCB
|
|
|
|
([PDF](https://www.ohwr.org/project/fmc-dio-32chttla/blob/master/DOC/FMC_DIO_32_pcb.pdf),
|
|
|
|
[Altium
|
|
|
|
source](https://www.ohwr.org/project/fmc-dio-32chttla/commits/master/PCB-Layout/FMC_DIO_32_pcb.PcbDoc))
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- [Users](Users)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
|
|
- [Creotech](http://creotech.pl/product-scientific/fmc-dio-32chttla),
|
|
|
|
Poland
|
|
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
|
|
- [Filip Świtakowski](mailto:filip.switakowski@creotech.pl)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Status
|
|
|
|
|
|
|
|
<table>
|
|
|
|
<tbody>
|
|
|
|
<tr class="odd">
|
|
|
|
<td><strong>Date</strong></td>
|
|
|
|
<td><b> Event </b></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>1-06-2013</td>
|
|
|
|
<td>Main features specification written.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>8-07-2013</td>
|
|
|
|
<td>Preliminary version of schematics done.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>16-07-2013</td>
|
|
|
|
<td>Initial component placement.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>21-07-2013</td>
|
|
|
|
<td>Internal review held.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>25-07-2013</td>
|
|
|
|
<td>PCB ready for production.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>20-08-2013</td>
|
|
|
|
<td>Assembled PCBs received.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>17-09-2013</td>
|
|
|
|
<td>Tests of PCBs started</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>22-08-2014</td>
|
|
|
|
<td>New version v1.1 assembled</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>02-01-2015</td>
|
|
|
|
<td>New version v1.2 due to I2C problems</td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
Filip Świtakowski - 13 Jan 2016
|
|
|
|
|