... | @@ -7,12 +7,13 @@ set references. The 8 outputs are TTL level. |
... | @@ -7,12 +7,13 @@ set references. The 8 outputs are TTL level. |
|
## Main features
|
|
## Main features
|
|
|
|
|
|
\* Inputs: 10 high speed inputs and comparators
|
|
\* Inputs: 10 high speed inputs and comparators
|
|
\* Outputs: 8 TTL
|
|
\* Outputs: 8 LVTTL
|
|
\* Number of comparators: 20 (2 per input channel)
|
|
\* Number of comparators: 20 (2 per input channel)
|
|
\* Comparator reference | 20 (1 per comparator)
|
|
\* Comparator reference | 20 (1 per comparator)
|
|
|
|
|
|
|
|
- Comparators to FPGA | LVDS, 1 pair per channel
|
|
\* Comparator input bandwidth | 350MHz
|
|
\* Comparator input bandwidth | 350MHz
|
|
\* Comparator input levels | ±5V
|
|
\* Comparator input levels | ±5V
|
|
\* Comparators to FPGA | LVDS, 1 pair per channel
|
|
|
|
\* FMC to carrier interface | Low pin count (LPC)
|
|
\* FMC to carrier interface | Low pin count (LPC)
|
|
\* Supported Vadj| 1.8V and 2.5V
|
|
\* Supported Vadj| 1.8V and 2.5V
|
|
\* Input impedance | High-impedance or 50 Ohm (selectable)
|
|
\* Input impedance | High-impedance or 50 Ohm (selectable)
|
... | | ... | |