... | @@ -16,7 +16,7 @@ |
... | @@ -16,7 +16,7 @@ |
|
# Preliminary specs
|
|
# Preliminary specs
|
|
|
|
|
|
- 1 ns resolution or better.
|
|
- 1 ns resolution or better.
|
|
- 10 us - 500 us range or better. (Greg - you ment 10ns?)
|
|
- 10 us - 500 us range or better.
|
|
- 1 input, selectable between front panel and FMC connector.
|
|
- 1 input, selectable between front panel and FMC connector.
|
|
- 8 individually controllable outputs.
|
|
- 8 individually controllable outputs.
|
|
- Input and outputs are LVDS, all in a single parallel LVDS connector.
|
|
- Input and outputs are LVDS, all in a single parallel LVDS connector.
|
... | @@ -26,5 +26,9 @@ |
... | @@ -26,5 +26,9 @@ |
|
width: 100 ns.
|
|
width: 100 ns.
|
|
- Output pulse width is programmable in steps of system clock ticks
|
|
- Output pulse width is programmable in steps of system clock ticks
|
|
(~125 MHz) with a 16-bit register per output channel.
|
|
(~125 MHz) with a 16-bit register per output channel.
|
|
- Any requirements about the jitter?
|
|
- Jitter will be measured by probing the positive pins of two output
|
|
|
|
channels which have been programmed with the same delay. The sigma
|
|
|
|
of the distribution of delay measurements between the rising edges
|
|
|
|
of any two channels should not exceed 100 ps. This should hold for
|
|
|
|
any programmed delay withing the nominal range.
|
|
|
|
|