... | ... | @@ -66,3 +66,93 @@ the core's base address |
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
### SPEC carrier bitstream
|
|
|
|
|
|
This is the mapping of the top level SPEC interconnect in the v1.0
|
|
|
release firmwares. Future releases will have all blocks starting at
|
|
|
offset 0x00000 (update of Gennum core). **All offsets are referenced to
|
|
|
PCI BAR0.**
|
|
|
|
|
|
<table>
|
|
|
<thead>
|
|
|
<tr class="header">
|
|
|
<th align="center">Wishbone Cores</th>
|
|
|
</tr>
|
|
|
</thead>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td align="center">* Offset (bytes) *</td>
|
|
|
<td><b> Description </b></td>
|
|
|
<td><b> Peripherals </b></td>
|
|
|
<td><b> Internal mapping </b></td>
|
|
|
<td><b> Status </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td align="center">0x80000</td>
|
|
|
<td>Fine Delay Core</td>
|
|
|
<td>FD Core for FMC 1</td>
|
|
|
<td>see table above</td>
|
|
|
<td>Available</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td align="center">0xc0000</td>
|
|
|
<td>White Rabbit PTP core</td>
|
|
|
<td>WR PTP core, provides distributed synchronization</td>
|
|
|
<td>[Wiki](http://somewhere)</td>
|
|
|
<td>Available</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
### SVEC carrier bitstream
|
|
|
|
|
|
This is the mapping of the top level SVEC interconnect (internal release
|
|
|
for driver development purposes). **All offsets are referenced to the
|
|
|
VME base address set in the VME64x core's CSR space. Card supports
|
|
|
A24/A32/D32 accesses ONLY.**
|
|
|
|
|
|
<table>
|
|
|
<thead>
|
|
|
<tr class="header">
|
|
|
<th align="center">Wishbone Cores</th>
|
|
|
</tr>
|
|
|
</thead>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td align="center">* Offset (bytes) *</td>
|
|
|
<td><b> Description </b></td>
|
|
|
<td><b> Peripherals </b></td>
|
|
|
<td><b> Internal mapping </b></td>
|
|
|
<td><b> Status </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td align="center">0x00000</td>
|
|
|
<td>White Rabbit PTP core</td>
|
|
|
<td>WR PTP core, provides distributed synchronization</td>
|
|
|
<td>[Wiki](http://somewhere)</td>
|
|
|
<td>Available</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td align="center">0x40000</td>
|
|
|
<td>Fine Delay Core (FMC1)</td>
|
|
|
<td>FD Core for FMC 1</td>
|
|
|
<td>see table above</td>
|
|
|
<td>Available</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td align="center">0x50000</td>
|
|
|
<td>Fine Delay Core (FMC2)</td>
|
|
|
<td>FD Core for FMC 2</td>
|
|
|
<td>see table above</td>
|
|
|
<td>Available</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td align="center">0x60000</td>
|
|
|
<td>SDB descriptor</td>
|
|
|
<td>SDB descriptor base, used for automagic enumeration of the builtin cores. <em>Address likely to be changed (standardization required)</em></td>
|
|
|
<td></td>
|
|
|
<td>Available</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|