... | ... | @@ -70,19 +70,19 @@ rates. |
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Minimum input pulse width</td>
|
|
|
<td>Depends on input clock frequency</td>
|
|
|
<td>Depends on input clock frequency (1x clock period)</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Maximum input pulse rate</td>
|
|
|
<td>Depends on input clock frequency</td>
|
|
|
<td>Depends on input clock frequency (1x clock period)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Output pulse width</td>
|
|
|
<td>2ns (min)</td>
|
|
|
<td>2ns (min) to maintain 2.5Vpkpk output level</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Output pulse spacing</td>
|
|
|
<td>Depends on input clock frequency</td>
|
|
|
<td>Depends on input clock frequency (1x clock period)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Trigger to output delay</td>
|
... | ... | |