|
|
# Project description
|
|
|
|
|
|
The FMC DEL 1ns 2cha *delay module* will take in a TTL trigger signal
|
|
|
and will send it out to two different outputs. Optimized for high
|
|
|
frequency pulse repetition rates synchronized to an external
|
|
|
clock.
|
|
|
The FMC DEL 1ns 2cha *delay module* provides two TTL pulse-outputs with
|
|
|
independently adjustable delay and pulsewidth. Pulses are triggered by a
|
|
|
common TTL input with adjustable threshold.
|
|
|
The timing is synchronized either to an external 400 MHz reference clock
|
|
|
or an internal VCXO (white rabbit compatible). Delay and pulsewidth can
|
|
|
be fine-adjusted with a resolution of 10 ps.
|
|
|
|
|
|
The circuit has been designed to generate trigger pulses for the
|
|
|
intra-bunch gating of the LHC Schottky monitor and will serve as a
|
|
|
replacement for the BOBR fine-delay functionality.
|
|
|
It has been optimized for low jitter and high frequency pulse repetition
|
|
|
rates.
|
|
|
|
|
|
/4242
|
|
|
|
... | ... | @@ -73,7 +81,7 @@ clock. |
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Power consumption</td>
|
|
|
<td>TBC</td>
|
|
|
<td>~ 7 W (estimate)</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
... | ... | |