... | ... | @@ -57,11 +57,12 @@ rates. |
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Maximum input clock frequency</td>
|
|
|
<td>1.2GHz to clock divider, ~200MHz after divider for SVEC</td>
|
|
|
<td>1.2GHz to clock divider<br />
|
|
|
~200MHz after divider (for SVEC)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Minimum input clock frequency</td>
|
|
|
<td>100 MHz</td>
|
|
|
<td>100 MHz after divider</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Clock divider ratio</td>
|
... | ... | |