|
|
# Project description
|
|
|
|
|
|
fmc-adc-subsamp125m14b4cha is a 4 channel 125MSPS 14 bit ADC low pin
|
|
|
count FPGA Mezzanine Card (VITA 57). It is designed for undersampling
|
|
|
signals with a frequency higher than 125 MHz. The design is based on the
|
|
|
[fmc-adc-100m14b4cha](https://www.ohwr.org/project/fmc-adc-100m14b4cha/wiki).
|
|
|
|
|
|
*TEMPLATE - NEEDS UPDATING**
|
|
|
|
|
|
The FmcAdc100M14b4cha is a 4 channel 100MSPS 14 bit ADC card in FMC
|
|
|
(FPGA Mezzanine Card) format. By default it uses only signals from the
|
|
|
LPC rows of the HPC connector that is mounted. The gain can be set by
|
|
|
software in three steps: */-50mV,*/-0.5V, */-5V. An advanced offset
|
|
|
circuit is used in the front-end design of the ADC board, and allows a
|
|
|
voltage shift in the range of*/- 5V that is independent on the chosen
|
|
|
gain range.
|
|
|
|
|
|
Please refer to the corresponding sub-project for detailed
|
|
|
information.
|
|
|
|
|
|
[![](/project/fmc-adc-100m14b4cha/uploads/d48f899d27512044661f3f60d68afbf7/fmc-adc_v3_front_small.jpg)](/project/fmc-adc-100m14b4cha/uploads/669878f74ff69e386880d0d4394af9bd/fmc-adc_v3_front.jpg)
|
|
|
[![](/project/fmc-adc-100m14b4cha/uploads/a2dfe49c172c38146036b235e71b4c02/fmc-adc_v3_top_small.jpg)](/project/fmc-adc-100m14b4cha/uploads/c812d406ca2b548917d8ff6a4c9301f4/fmc-adc_v3_top.jpg)
|
|
|
|
|
|
## Specifications
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Parameter</strong></td>
|
|
|
<td><strong>Value</strong></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>max. sample rate</td>
|
|
|
<td>105 MSPS (default 100MSPS)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>analog bandwidth</td>
|
|
|
<td>30 MHz. DC-coupled (40 MHz possible by changing eight capacitors)</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>bits/sample</td>
|
|
|
<td>14 bit</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>ENOB</td>
|
|
|
<td>11, 11.5, 11.7 bit (@ <em>/-50mV,</em>/-0.5V, +/-5V range)</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>channels</td>
|
|
|
<td>4</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>connectors</td>
|
|
|
<td>4 x LEMO 00 for signals, 1 x LEMO 00 for trigger</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>input impedance</td>
|
|
|
<td>1 kOhm / 50 Ohm - software selectable</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>gain steps</td>
|
|
|
<td>+/-50 mV<br />
|
|
|
+/-0.5 V<br />
|
|
|
+/-5 V</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>offset correction range</td>
|
|
|
<td>+/- 5 V for every input voltage range</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>max. gain error</td>
|
|
|
<td>+/- 1 %</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>SNR</td>
|
|
|
<td>67.7 dB, 70.8 dB, 72.2 dB (@ <em>/-50mV,</em>/-0.5V, +/-5V range)</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>FMC to carrier interface</td>
|
|
|
<td>FMC high pin count connector (HPC only used if external clock is selected)</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Clock source</td>
|
|
|
<td>Internal: from programmable on-board oscillator.<br />
|
|
|
External: from dedicated FMC connector pins (HPC) when changing two capacitors.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Releases
|
|
|
|
|
|
- Hardware: see EDMS (CERN Electronic Document Management System)
|
|
|
document [EDA-02063.](https://edms.cern.ch/nav/EDA-02063)
|
|
|
- Gateware: see [gateware sub-project releases
|
|
|
page.](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/wikis/Releases)
|
|
|
- Software: see [software sub-project releases
|
|
|
page.](https://www.ohwr.org/project/fmc-adc-100m14b4cha-sw/wikis/Releases)
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Project Information
|
|
|
|
|
|
- [Users](Users)
|
|
|
- [Frequently Asked Questions](FAQ)
|
|
|
- [Mailing list
|
|
|
fmc-adc-100m14b4cha@ohwr.org](https://www.ohwr.org/mailing_list/show?project_id=fmc-adc-100m14b4cha)
|
|
|
and its archive.
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
- [4ch 105 Msps 14 bit ADC 30
|
|
|
MHz](http://www.incaacomputers.com/component/resource/article/products/by-formfactor/43-fpga-mezzanine-card/165-4ch-100msamples-14-bit-adc)
|
|
|
[INCAA Computers](http://incaacomputers.nl), Netherlands. (standard
|
|
|
design)
|
|
|
- [4ch 105 Msps 14 bit ADC 40
|
|
|
MHz](http://www.incaacomputers.com/component/resource/article/products/by-function/35-adc/170-4ch-105-msps-40mhz-14-bit-adc)
|
|
|
[INCAA Computers](http://incaacomputers.nl), Netherlands.
|
|
|
- [FMC
|
|
|
ADC 100M 14b 4cha](http://creotech.pl/en/produkt/fmc-adc-100m-14b-4cha-2)
|
|
|
[Creotech](http://creotech.pl/), Poland
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
- [Erik van der Bij](mailto:Erik.van.der.Bij@cern.ch) - CERN
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Status
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Date</strong></td>
|
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>19-10-2016</td>
|
|
|
<td>Layout being finalized.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
-----
|
|
|
|
|
|
Eva Calvo - 19 October 2016
|
|
|
|