|
|
|
# FMC ADC 500M 14b 4cha
|
|
|
|
|
|
|
|
## Project description
|
|
|
|
|
|
|
|
The FmcAdc500M14b4cha is a 4-channel 500 MSPS 14 bit ADC card in FMC (FPGA
|
|
|
|
Mezzanine Card, VITA 57.1) format using a High Pin-Count (HPC) connector.
|
|
|
|
|
|
|
|
**Below is only a template.
|
|
|
|
Please update using the [recommended setup and usage guide](https://www.ohwr.org/project/ohr-support/wikis/Administrator-guide#recommended-setup-usage)**
|
|
|
|
|
|
|
|
|
|
|
|
**SPEC 1.1 first prototype**
|
|
|
|
|
|
|
|
## Preliminary Specifications
|
|
|
|
|
|
|
|
|**Parameter**|**Value**|
|
|
|
|
|----|----|
|
|
|
|
|PCB format|VITA 57.1 FMC LPC|
|
|
|
|
|Connectors|SMA|
|
|
|
|
|Sampling Rate|1 GSPS (preferably 2GSPS)|
|
|
|
|
|Input Signal Type|single-ended|
|
|
|
|
|Resolution|8 bits|
|
|
|
|
|Number of Channels|2 (preferably 4)|
|
|
|
|
|Bandwidth (-3dB)|50Ω: DC to 400MHz (or better) <br/> 1MΩ: DC to 300MHz (or better)|
|
|
|
|
|Input Signal Coupling and Termination|AC (8 Hz LF limit, after 50 Ω termination) <br/> DC-50Ω <br/>DC-1MΩ|
|
|
|
|
|Input Signal Range|+/- 50mV<br/>+/- 250mV<br/>+/- 500mV<br/>+/- 2.5V<br/>+/- 5V|
|
|
|
|
|Max Input Signal Amplitude|+/- 10V|
|
|
|
|
|SNR|> 40dB full bandwidth over all input ranges|
|
|
|
|
|ENOB|> 6.5 full bandwidth over all input ranges|
|
|
|
|
|Offset Adjustment Range|+/- 5V|
|
|
|
|
|Offset Adjustment Resolution|16 bits|
|
|
|
|
|Offset Adjustment Accuracy|< 1%|
|
|
|
|
|Additional I/O|External TTL trigger in/out (bidirectional)<br/>External 10MHz clock input|
|
|
|
|
|Self-calibration|Automatic zeroing of offset and gain|
|
|
|
|
|ADC interface|serial/parallel LVDS|
|
|
|
|
|Temperature sensor|via one-wire ds182x|
|
|
|
|
|FMC EEPROM|24C02, as per VITA 57.1|
|
|
|
|
|Power Consumption| specified as < 7W (design estimation 9.6W) |
|
|
|
|
|
|
|
|
|
|
|
|
**Notes:**
|
|
|
|
|
|
|
|
- The following features should be controllable by software:
|
|
|
|
- Input signal range, coupling, termination and offset adjustment
|
|
|
|
- Self-calibration
|
|
|
|
- Sampling clock selection
|
|
|
|
- Direction of external trigger in/out
|
|
|
|
- ADC configuration and status
|
|
|
|
- The offset adjustment must not clip the signal at the highest range
|
|
|
|
(+/- 5V). That is why the "max input signal amplitude" has been
|
|
|
|
specified as 10V, even though the selection of signal ranges only
|
|
|
|
goes up to 5V. This way, a +10V pulse with -5V offset could still be
|
|
|
|
digitised without clipping.
|
|
|
|
- The sampling clock should be derived from a voltage-controllable
|
|
|
|
125MHz clock source, controlled via an SPI DAC.
|
|
|
|
- A copy of the 125MHz clock source should be available on the FMC
|
|
|
|
connector pins.
|
|
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
|
|
- [Available documentation](Documents)
|
|
|
|
- [Design reviews](Design reviews)
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
|
|
- FMC ADC 500M14b4cha - [IAM Electronic](http://iamelectronic.com), Germany
|
|
|
|
|
|
|
|
### General questions about project
|
|
|
|
|
|
|
|
- [Philipp Födisch](mailto:philipp.foedisch@iamelectronic.com) - I AM Electronic
|
|
|
|
|
|
|
|
## Status
|
|
|
|
|
|
|
|
| **Date** | **Event** |
|
|
|
|
| :------: | :-------- |
|
|
|
|
| 12-07-2019 | Start of project. |
|
|
|
|
| 19-02-2020 | Revision C of project ready |
|
|
|
|
| 12-01-2021 | CERN has received 60 cards for use in beam instrumentation systems |
|
|
|
|
| 01-04-2021 | Decision to licence the project under CERN OHL |
|
|
|
|
|
|
|
|
|
|
|
|
---
|
|
|
|
|
|
|
|
1 April 2021 |
|
|
\ No newline at end of file |
