|
|
# Project description
|
|
|
|
|
|
This project concerns the development of an ADC card in FMC (VITA 57)
|
|
|
format. The first intended application is the sampling RF signals in BPM
|
|
|
applications, as specified in the [BPM
|
|
|
project](https://www.ohwr.org/project/bpm/wiki).
|
|
|
|
|
|
# Detailed Project Information
|
|
|
|
|
|
[Document](/project/fmc-adc-250m-16b-4cha/wikis/Documents/Specification-of-a-4-channel-ADC)
|
|
|
|
|
|
# Functional Specifications
|
|
|
|
|
|
- VITA 57.1-2010 compliance
|
|
|
- Four Channel 16 bit 250 MSPS ADC. Required ADC: ISLA216P25
|
|
|
- Internal ADC clock circuit: phase locked to reference clock input
|
|
|
with fine
|
|
|
frequency tuning capability. See specific section. Hold mode in case
|
|
|
of loss of
|
|
|
external reference is a desirable feature.
|
|
|
- Internal high frequency PLL oscillator output with amplitude control
|
|
|
and locked
|
|
|
to external reference.
|
|
|
- Reference clock can be sourced from front panel or from FMC pins
|
|
|
CLK2\_BIDIR
|
|
|
and CLK3\_BIDIR
|
|
|
- The FMC pin CLK\_DIR shall be connected to 3P3V via a 10KΩ pull up
|
|
|
resistor to
|
|
|
indicate CLK2\_BIDIR and CLK3\_BIDIR are driven from the carrier to
|
|
|
the FMC
|
|
|
mezzanine.
|
|
|
- External ADC clock input (50 MHz up to 250 MHz, 0 dBm typ.)1
|
|
|
- External reference clock input: (0.5 MHz - 20 MHz digital signal, 0
|
|
|
dBm typ.)2
|
|
|
- External digital trigger
|
|
|
input
|
|
|
|
|
|
# Block Diagram
|
|
|
![](/uploads/cf81ca76566ecf84ca79289acfed6a32/FMC_ADC.png)
|
|
|
|
|
|
# Status
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Date</strong></td>
|
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>01-09-2011</td>
|
|
|
<td>Start working on project</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
|
|
|
|
|
|
### Files
|
|
|
* [FMC_ADC.png](/uploads/12eec2faf1f977a79b21492ae66896d3/FMC_ADC.png)
|
|
|
* [FMC_ADC_top3.png](/uploads/b262f1bf5d44fc028e0e789eb64747db/FMC_ADC_top3.png)
|
|
|
* [FMC_ADC_front1.png](/uploads/2da385687a3c522f80f46278f714567d/FMC_ADC_front1.png)
|
|
|
* [FMC_ADC_top4.png](/uploads/1878004f1c895fa67e41cae550225fcd/FMC_ADC_top4.png)
|
|
|
* [FMC_ADC_side1.png](/uploads/0774004799fc8a9946616548db027d16/FMC_ADC_side1.png)
|
|
|
* [FMC_ADC_bot1.png](/uploads/2cfe293c1e56f0881c476cd6e59b9f8a/FMC_ADC_bot1.png)
|
|
|
* [bot_r.jpg](/uploads/ff38d25cc08f06f08e54ba6f7fcb7cdd/bot_r.jpg)
|
|
|
* [top_r.jpg](/uploads/7af9b0a7a37a8a67c62aa458206a09dc/top_r.jpg)
|
|
|
* [top_r.jpg](/uploads/f6455106711105489b2718b9ad7c13ca/top_r.jpg) |
|
|
\ No newline at end of file |