... | @@ -10,7 +10,8 @@ turned into a complete system, see the [HDL specifications |
... | @@ -10,7 +10,8 @@ turned into a complete system, see the [HDL specifications |
|
page](HDLSPecs).
|
|
page](HDLSPecs).
|
|
|
|
|
|
[![](/uploads/930fe8d212ed798e53c5a8a29b49b3cd/EDA-02063-V1-0-TOP1s.JPG)](https://www.ohwr.org/project/fmc-adc-100m14b4cha/uploads/b6adf3a797c263e3afd7ee5a281c0efe/EDA-02063-V1-0-TOP1.JPG)
|
|
[![](/uploads/930fe8d212ed798e53c5a8a29b49b3cd/EDA-02063-V1-0-TOP1s.JPG)](https://www.ohwr.org/project/fmc-adc-100m14b4cha/uploads/b6adf3a797c263e3afd7ee5a281c0efe/EDA-02063-V1-0-TOP1.JPG)
|
|
*Top side**
|
|
*Top side of prototype with SMC connectors. Final design will use LEMO
|
|
|
|
00 connectors**
|
|
[3D
|
|
[3D
|
|
drawing](https://www.ohwr.org/project/fmc-adc-100m14b4cha/uploads/40a23b948d75d10aab10522066120d74/board3D.jpg)
|
|
drawing](https://www.ohwr.org/project/fmc-adc-100m14b4cha/uploads/40a23b948d75d10aab10522066120d74/board3D.jpg)
|
|
[Bottom
|
|
[Bottom
|
... | @@ -44,7 +45,7 @@ panel](https://www.ohwr.org/project/fmc-adc-100m14b4cha/uploads/15432bc9e917e5af |
... | @@ -44,7 +45,7 @@ panel](https://www.ohwr.org/project/fmc-adc-100m14b4cha/uploads/15432bc9e917e5af |
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="even">
|
|
<td>connectors</td>
|
|
<td>connectors</td>
|
|
<td>4 x SMC for signals, 1 x SMC for trigger</td>
|
|
<td>4 x LEMO 00 for signals, 1 x LEMO 00 for trigger</td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="odd">
|
|
<tr class="odd">
|
|
<td>analog bandwidth</td>
|
|
<td>analog bandwidth</td>
|
... | | ... | |