... | @@ -2,104 +2,21 @@ |
... | @@ -2,104 +2,21 @@ |
|
|
|
|
|
*BAR0 (1MB):**
|
|
*BAR0 (1MB):**
|
|
|
|
|
|
<table>
|
|
|
|
|
<thead>
|
|
|
|
|
<tr class="header">
|
|
|* SDB version, offset (bytes) *|**Description**|**Peripherals**|**Internal mapping**|**Status**|
|
|
<th align="center">Wishbone Cores</th>
|
|
|0x00000|SDB header|[SDB specification](https://www.ohwr.org/project/fpga-config-space/uploads/fb0072056414d497e4ca370ec5c95b84/sdb-1.1.pdf)|-|Available|
|
|
</tr>
|
|
|0x01000|DMA Controller|DMA config. and status|[Registers](http://svn.ohwr.org/gn4124-core/trunk/documentation/specifications/func_spec_GN4124_core.pdf)|Available|
|
|
</thead>
|
|
|0x01100|Carrier 1-wire master|Thermometer + unique ID [DS18B20](http://datasheets.maxim-ic.com/en/ds/DS18B20.pdf)|[Registers](http://opencores.org/websvn,filedetails?repname=sockit_owm&path=%2Fsockit_owm%2Ftrunk%2Fdoc%2Fsockit_owr.pdf)|Available|
|
|
<tbody>
|
|
|0x01200|Carrier CSR|PLL, DDR status, LED control, etc...|[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/spec/wb_gen/carrier_csr.htm)|Available|
|
|
<tr class="odd">
|
|
|0x01300|Interrupt controller|Enable mask, irq source|[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/spec/wb_gen/irq_controller_regs.htm)|Available|
|
|
<td align="center">* SDB version, offset (bytes) *</td>
|
|
|0x02000|Time-tag core|Trigger, acq time-tags|[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/ip_cores/timetag_core/wb_gen/timetag_core_regs.htm)|Available|
|
|
<td><b> Description </b></td>
|
|
|0x04000|Bridge SDB header|[SDB specification](https://www.ohwr.org/project/fpga-config-space/uploads/fb0072056414d497e4ca370ec5c95b84/sdb-1.1.pdf)|-|Available|
|
|
<td><b> Peripherals </b></td>
|
|
|0x05000|Mezzanine system management I2C master|0x50) EEPROM (FMC standard) [24AA64T](http://ww1.microchip.com/downloads/en/DeviceDoc/21189S.pdf)|[Registers](http://opencores.org/websvn,filedetails?repname=i2c&path=%2Fi2c%2Ftrunk%2Fdoc%2Fi2c_specs.pdf)|Available|
|
|
<td><b> Internal mapping </b></td>
|
|
|0x05100|Mezzanine SPI master|0) ADC [LTC2174](http://cds.linear.com/docs/Datasheet/21754314fa.pdf), 1->4) DAC (for DC offset) [MAX5442](http://datasheets.maxim-ic.com/en/ds/MAX5441-MAX5444.pdf)|[Registers](http://opencores.org/websvn,filedetails?repname=spi&path=%2Fspi%2Ftrunk%2Fdoc%2Fspi.pdf)|Available|
|
|
<td><b> Status </b></td>
|
|
|0x05200|Mezzanine I2C master|0x55) Oscillator (sampling clock) [Si570](http://www.silabs.com/Support%20Documents/TechnicalDocs/si570.pdf)|[Registers](http://opencores.org/websvn,filedetails?repname=i2c&path=%2Fi2c%2Ftrunk%2Fdoc%2Fi2c_specs.pdf)|Available|
|
|
</tr>
|
|
|0x05300|Mezzanine ADC core CSR|ACQ state machine, input range, trigger, etc...|[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/adc/wb_gen/fmc_adc_100Ms_csr.htm)|Available|
|
|
<tr class="even">
|
|
|0x05400|Mezzanine 1-wire master|Thermometer + unique ID [DS18B20](http://datasheets.maxim-ic.com/en/ds/DS18B20.pdf)|[Registers](http://opencores.org/websvn,filedetails?repname=sockit_owm&path=%2Fsockit_owm%2Ftrunk%2Fdoc%2Fsockit_owr.pdf)|Available|
|
|
<td align="center">0x00000</td>
|
|
|
|
<td>SDB header</td>
|
|
|
|
<td>[SDB specification](https://www.ohwr.org/project/fpga-config-space/uploads/fb0072056414d497e4ca370ec5c95b84/sdb-1.1.pdf)</td>
|
|
|
|
<td>-</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td align="center">0x01000</td>
|
|
|
|
<td>DMA Controller</td>
|
|
|
|
<td>DMA config. and status</td>
|
|
|
|
<td>[Registers](http://svn.ohwr.org/gn4124-core/trunk/documentation/specifications/func_spec_GN4124_core.pdf)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td align="center">0x01100</td>
|
|
|
|
<td>Carrier 1-wire master</td>
|
|
|
|
<td>Thermometer + unique ID [DS18B20](http://datasheets.maxim-ic.com/en/ds/DS18B20.pdf)</td>
|
|
|
|
<td>[Registers](http://opencores.org/websvn,filedetails?repname=sockit_owm&path=%2Fsockit_owm%2Ftrunk%2Fdoc%2Fsockit_owr.pdf)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td align="center">0x01200</td>
|
|
|
|
<td>Carrier CSR</td>
|
|
|
|
<td>PLL, DDR status, LED control, etc...</td>
|
|
|
|
<td>[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/spec/wb_gen/carrier_csr.htm)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td align="center">0x01300</td>
|
|
|
|
<td>Interrupt controller</td>
|
|
|
|
<td>Enable mask, irq source</td>
|
|
|
|
<td>[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/spec/wb_gen/irq_controller_regs.htm)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td align="center">0x02000</td>
|
|
|
|
<td>Time-tag core</td>
|
|
|
|
<td>Trigger, acq time-tags</td>
|
|
|
|
<td>[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/ip_cores/timetag_core/wb_gen/timetag_core_regs.htm)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td align="center">0x04000</td>
|
|
|
|
<td>Bridge SDB header</td>
|
|
|
|
<td>[SDB specification](https://www.ohwr.org/project/fpga-config-space/uploads/fb0072056414d497e4ca370ec5c95b84/sdb-1.1.pdf)</td>
|
|
|
|
<td>-</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td align="center">0x05000</td>
|
|
|
|
<td>Mezzanine system management I2C master</td>
|
|
|
|
<td>0x50) EEPROM (FMC standard) [24AA64T](http://ww1.microchip.com/downloads/en/DeviceDoc/21189S.pdf)</td>
|
|
|
|
<td>[Registers](http://opencores.org/websvn,filedetails?repname=i2c&path=%2Fi2c%2Ftrunk%2Fdoc%2Fi2c_specs.pdf)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td align="center">0x05100</td>
|
|
|
|
<td>Mezzanine SPI master</td>
|
|
|
|
<td>0) ADC <a href="http://cds.linear.com/docs/Datasheet/21754314fa.pdf">LTC2174</a>, 1->4) DAC (for DC offset) [MAX5442](http://datasheets.maxim-ic.com/en/ds/MAX5441-MAX5444.pdf)</td>
|
|
|
|
<td>[Registers](http://opencores.org/websvn,filedetails?repname=spi&path=%2Fspi%2Ftrunk%2Fdoc%2Fspi.pdf)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td align="center">0x05200</td>
|
|
|
|
<td>Mezzanine I2C master</td>
|
|
|
|
<td>0x55) Oscillator (sampling clock) [Si570](http://www.silabs.com/Support%20Documents/TechnicalDocs/si570.pdf)</td>
|
|
|
|
<td>[Registers](http://opencores.org/websvn,filedetails?repname=i2c&path=%2Fi2c%2Ftrunk%2Fdoc%2Fi2c_specs.pdf)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td align="center">0x05300</td>
|
|
|
|
<td>Mezzanine ADC core CSR</td>
|
|
|
|
<td>ACQ state machine, input range, trigger, etc...</td>
|
|
|
|
<td>[Registers](https://www.ohwr.org/project/fmc-adc-100m14b4cha-gw/commits/spec-fmc-adc-v2.0/hdl/adc/wb_gen/fmc_adc_100Ms_csr.htm)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td align="center">0x05400</td>
|
|
|
|
<td>Mezzanine 1-wire master</td>
|
|
|
|
<td>Thermometer + unique ID [DS18B20](http://datasheets.maxim-ic.com/en/ds/DS18B20.pdf)</td>
|
|
|
|
<td>[Registers](http://opencores.org/websvn,filedetails?repname=sockit_owm&path=%2Fsockit_owm%2Ftrunk%2Fdoc%2Fsockit_owr.pdf)</td>
|
|
|
|
<td>Available</td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|