... | @@ -154,60 +154,23 @@ Unchanged: |
... | @@ -154,60 +154,23 @@ Unchanged: |
|
|
|
|
|
## Status
|
|
## Status
|
|
|
|
|
|
<table>
|
|
|**Date**|**Event**|
|
|
<tbody>
|
|
|----|----|
|
|
<tr class="odd">
|
|
|12-02-2015|Start of specification as part of the FIDS project.|
|
|
<td><strong>Date</strong></td>
|
|
|03-02-2016|Schematics ready for review (v0.4), all data uploaded.|
|
|
<td><b> Event </b></td>
|
|
|10-02-2016|TE-ABT & BE-CO reviews finished|
|
|
</tr>
|
|
|22-02-2016|PCB routing started by designer - focus on critical components|
|
|
<tr class="even">
|
|
|23-03-2016|Schematics & PCB transfer (v0.5) to CERN's Design Office for PCB routing|
|
|
<td>12-02-2015</td>
|
|
|09-05-2016|PCB design finished, launch of prototype production (2x)|
|
|
<td>Start of specification as part of the FIDS project.</td>
|
|
|14-07-2016|First prototype available for testing|
|
|
</tr>
|
|
|25-07-2016|Main components validated: Zynq PS & PL, DDR3, power supplies and sequencer|
|
|
<tr class="odd">
|
|
|14-08-2017|Full board validated in operation, implement 2nd iteration schematics & PCB|
|
|
<td>03-02-2016</td>
|
|
|11-09-2017|Pre-series production ordered (10x)|
|
|
<td>Schematics ready for review (v0.4), all data uploaded.</td>
|
|
|18-12-2018|Pre-series boards (10x) received. Mid-2018 possibly an additional 40-50 boards will be produced.|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>10-02-2016</td>
|
|
|
|
<td>TE-ABT & BE-CO reviews finished</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>22-02-2016</td>
|
|
|
|
<td>PCB routing started by designer - focus on critical components</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>23-03-2016</td>
|
|
|
|
<td>Schematics & PCB transfer (v0.5) to CERN's Design Office for PCB routing</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>09-05-2016</td>
|
|
|
|
<td>PCB design finished, launch of prototype production (2x)</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>14-07-2016</td>
|
|
|
|
<td>First prototype available for testing</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>25-07-2016</td>
|
|
|
|
<td>Main components validated: Zynq PS & PL, DDR3, power supplies and sequencer</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>14-08-2017</td>
|
|
|
|
<td>Full board validated in operation, implement 2nd iteration schematics & PCB</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>11-09-2017</td>
|
|
|
|
<td>Pre-series production ordered (10x)</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>18-12-2018</td>
|
|
|
|
<td>Pre-series boards (10x) received. Mid-2018 possibly an additional 40-50 boards will be produced.</td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
11 January 2018
|
|
11 January 2018
|
|
|
|
|
|
|
|
|