Commit 35bca79a authored by A. Hahn's avatar A. Hahn

eb_slave_core: removed wishbone int signals

parent d274abc3
......@@ -84,7 +84,6 @@ architecture rtl of eb_cfg_fifo is
begin
cfg_o.int <= '0';
cfg_o.err <= '0';
cfg_o.rty <= '0';
cfg_o.stall <= '0';
......
......@@ -135,7 +135,6 @@ begin
r_dat_o(15 downto 0) => s_tx_dat);
slave_o.ack <= r_ack;
slave_o.int <= '0';
slave_o.rty <= '0';
slave_o.err <= '0';
slave_o.stall <= s_stall;
......
......@@ -92,7 +92,6 @@ begin
EB_RX_o.ack <= EB_RX_i.cyc and EB_RX_i.stb and not rx_stall;
EB_RX_o.err <= '0';
EB_RX_o.rty <= '0';
EB_RX_o.int <= '0';
EB_RX_o.stall <= rx_stall;
EB_RX_o.dat <= (others => '0');
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment