... | ... | @@ -18,24 +18,29 @@ slots. |
|
|
|
|
|
## Main Features
|
|
|
|
|
|
- Front panel of WR Main board
|
|
|
- 2 SFP cages for White Rabbit input
|
|
|
- Front panel outputs
|
|
|
- PPS
|
|
|
- RTM clock
|
|
|
- LO Mon
|
|
|
- REF Mon
|
|
|
- Calibration
|
|
|
- Connector type?
|
|
|
- Zone-3 backplane connector
|
|
|
- 11 RTM\_CLK0 signals
|
|
|
- 11 RTM\_CLK1 signals
|
|
|
- Frequency multiple of 62.5 MHZ, LVPECL level
|
|
|
- Clock skew \< 100ps
|
|
|
- LO/REF/CAL backplane
|
|
|
- 9 LO signals, 100-400 MHz
|
|
|
- 9 REF signals, 100-400 MHz
|
|
|
- 9 CAL signals, *f* RF
|
|
|
- Designed for specific LLRF backplane
|
|
|
- PPS input and output connectors (SMA)
|
|
|
- 10 MHz input (SMA)
|
|
|
- WR clock output (SMA)
|
|
|
- USB serial monitor
|
|
|
- Front panel outputs of RF board
|
|
|
- RTM clocks CLKA and CLKB
|
|
|
- 2 LO Monitor
|
|
|
- 2 REF Monitor
|
|
|
- Zone-3 backplane connector of RF board
|
|
|
- 11 RTM\_CLKA signals (62.5 MHz, 100 MHz, 125 MHz, 200 MHz, 250
|
|
|
MHz, 500 MHz)
|
|
|
- 11 RTM\_CLKB signals (62.5 MHz, 100 MHz, 125 MHz, 200 MHz, 250
|
|
|
MHz, 500 MHz)
|
|
|
- LVPECL clock signals with double termination
|
|
|
- Possibility to encode PPS and time-code information into
|
|
|
RTM\_CLKB
|
|
|
- Less than 100 fs RMS jitter (100 Hz - 5 MHz)
|
|
|
- LO/REF/CAL backplane of RF board
|
|
|
- 9 LO signals, 100-400 MHz, 12 dBm
|
|
|
- 9 REF signals, 100-400 MHz, 12 dBm
|
|
|
- Less than 100 fs RMS jitter (100 Hz - 5 MHz)
|
|
|
|
|
|
-----
|
|
|
|
... | ... | |