... | @@ -2,102 +2,29 @@ |
... | @@ -2,102 +2,29 @@ |
|
|
|
|
|
## Project description
|
|
## Project description
|
|
|
|
|
|
*Sample text - to be replaced\>**
|
|
EPICS support for Wishbone peripherals: This project consist of a
|
|
|
|
Generic EPICS IOC AsynDriver to support wishbone
|
|
The FMC VME Carrier is an FMC carrier that can hold two FMC cards and an
|
|
peripheral.
|
|
SFP connector. The FMC mezzanine slots use low-pin count (LPC)
|
|
|
|
connectors. This board is optimised for cost and will be usable with
|
|
|
|
most of the FMC cards designed within the OHR project (e.g. ADC cards,
|
|
|
|
Fine Delay). For boards needing more possibilities (e.g. programmable
|
|
|
|
clock resources, fast SRAM, fast interconnect between carriers), the
|
|
|
|
[VME FMC Carrier - VFC](https://www.ohwr.org/project/fmc-vme-carrier)
|
|
|
|
can be
|
|
|
|
used.
|
|
|
|
|
|
|
|
[![](/project/white-rabbit/uploads/11578355de03b7cc74a366b23b508c48/svectop_s.png)](/project/white-rabbit/uploads/0eeb5b430351eca8a4e76a5af3892c2c/svectop_l.png)
|
|
[![](/project/white-rabbit/uploads/11578355de03b7cc74a366b23b508c48/svectop_s.png)](/project/white-rabbit/uploads/0eeb5b430351eca8a4e76a5af3892c2c/svectop_l.png)
|
|
*SVEC V1 production board**
|
|
*SVEC V1 production board**
|
|
|
|
|
|
## Main Features
|
|
## Main Features
|
|
|
|
|
|
*Sample text - to be replaced\>**
|
|
- Support Driver for X1052, Gennum, Etherbone WB master.
|
|
|
|
- Easy synchronization with AsynPortDriver
|
|
- VME64x interface
|
|
- Direct access to any register in the wishbone bus
|
|
- Two Low-Pin Count FMC slots
|
|
- Auto-generation of EPICS Database file using wbgen2
|
|
- Vadj fixed to 2.5V
|
|
- Automatic real number convertion (2 complements, fixed point,
|
|
- No dedicated clock signals from Carrier to FMC (as only
|
|
signess) using .wb file
|
|
available on HPC pins and use LPC)
|
|
- Support for WR Core and other internal bus protocols (i2c, spi,
|
|
- FMC connectivity: all 34 differential pairs connected, 1 GTP
|
|
etc.)
|
|
transceiver with clock, 2 clock pairs, JTAG
|
|
|
|
- Xilinx FPGAs
|
|
|
|
- Application FPGA: Spartan-6 XC6SLX150T-FGG900
|
|
|
|
- Direct connection to all resources such as VME64x, memories
|
|
|
|
and FMC connectors
|
|
|
|
- System FPGA: Spartan-6 XC6SLX9-2FTG256C
|
|
|
|
- Provides VME bootloader, early oscillator/PLL config
|
|
|
|
- Configuration Flash memory for both Main FPGA and
|
|
|
|
Application FPGA configuration
|
|
|
|
- FPGA configuration
|
|
|
|
- From SPI flash or via VME
|
|
|
|
- Clocking resources
|
|
|
|
- 1x 10-280 MHz I2C Programmable XO Oscillator, starts up at 100
|
|
|
|
MHz (Silicon Labs Si570, freely usable)
|
|
|
|
- 1x 25 MHz TCXO controlled by a DAC with SPI interface (AD5662,
|
|
|
|
used by [White Rabbit PTP
|
|
|
|
core](https://www.ohwr.org/wr-cores/wikis/Wrpc-core))
|
|
|
|
- 1x 20 MHz VCXO controlled by a DAC with SPI interface (AD5662,
|
|
|
|
used by [White Rabbit PTP
|
|
|
|
core](https://www.ohwr.org/wr-cores/wikis/Wrpc-core))
|
|
|
|
- 2x low-jitter frequency synthesizer/fanout (TI CDCM61004, fixed
|
|
|
|
configuration, Fout=125 MHz, used by [White Rabbit PTP
|
|
|
|
core](https://www.ohwr.org/wr-cores/wikis/Wrpc-core))
|
|
|
|
- On-board memories
|
|
|
|
- 2x 256 MByte (2 Gbit) DDR3 (16-bit bus, MT41J128M16HA-15E)
|
|
|
|
- 1x 128 Mbit SPI flash for FPGA firmware storage
|
|
|
|
- 64kbit EEPROM (24AA64T-I/MC) connected for storing application
|
|
|
|
parameters
|
|
|
|
- 1x I2C configuration EEPROM (24LC64)
|
|
|
|
- Miscellaneous
|
|
|
|
- On-board thermometer IC (DS18B20U+)
|
|
|
|
- Unique 64-bit identifier (DS18B20U+)
|
|
|
|
- Front panel
|
|
|
|
- 1x SFP port ([White
|
|
|
|
Rabbit](https://www.ohwr.org/project/white-rabbit/wikis/)
|
|
|
|
compatible)
|
|
|
|
- 4x LEMO/SMC programmable I/Os capable of driving 3.3V @ 50 ohm
|
|
|
|
- 2x mini displayPort connectors for high-speed serial GTP links
|
|
|
|
(not for video)
|
|
|
|
- 8x Programmable LED
|
|
|
|
- Reset push button
|
|
|
|
- Internal connectors
|
|
|
|
- VME P2 connector provides access to a Rear Transition Module
|
|
|
|
(compatible to
|
|
|
|
[VFC](https://www.ohwr.org/project/fmc-vme-carrier/wiki))
|
|
|
|
- 40 user defined single ended (Vcco=2.5V) signals (or 20 LVDS
|
|
|
|
pairs) connected to the Application FPGA
|
|
|
|
- 2x 125 MHz LVDS clocks provided to the RTM
|
|
|
|
- Xilinx-style JTAG connector
|
|
|
|
- Internal mini USB 2.0 High Speed connector for stand-alone
|
|
|
|
applications (CP2103)
|
|
|
|
- Optional features, check with vendor
|
|
|
|
- Internal 2 x SATA connector for stand-alone PCI Express
|
|
|
|
connectivity (clock + data)
|
|
|
|
- Internal 4 x UFL connectors with low-jitter clock for FMC cards
|
|
|
|
- Internal additional USB 2.0 on 4-pin header (FT2232HL)
|
|
|
|
- Battery for secure storage of FPGA configuration data
|
|
|
|
- Stand-alone features
|
|
|
|
- External supply connector (3.3V, 5V) on internal SATA
|
|
|
|
connector
|
|
|
|
- PCIe interface on internal SATA connector
|
|
|
|
- 10-layer PCB
|
|
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
## Project information
|
|
## Project information
|
|
|
|
|
|
- Official production documentation:
|
|
|
|
[EDA-0](http://edms.cern.ch/nav/eda-0)
|
|
|
|
- [Users](Users)
|
|
- [Users](Users)
|
|
- [Software](Software)
|
|
|
|
- [Frequently Asked Questions](FAQ)
|
|
- [Frequently Asked Questions](FAQ)
|
|
|
|
|
|
-----
|
|
-----
|
... | @@ -106,10 +33,7 @@ used. |
... | @@ -106,10 +33,7 @@ used. |
|
|
|
|
|
### Commercial producers
|
|
### Commercial producers
|
|
|
|
|
|
-
|
|
- Seven Solutions
|
|
### General question about project
|
|
|
|
|
|
|
|
-
|
|
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
... | @@ -122,9 +46,13 @@ used. |
... | @@ -122,9 +46,13 @@ used. |
|
<td><b> Event </b></td>
|
|
<td><b> Event </b></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="even">
|
|
<td>19-07-2011</td>
|
|
<td>16-04-2014</td>
|
|
<td>Main features specification written.</td>
|
|
<td>Main features specification written.</td>
|
|
</tr>
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>28-09-2014</td>
|
|
|
|
<td>Alpha release.</td>
|
|
|
|
</tr>
|
|
</tbody>
|
|
</tbody>
|
|
</table>
|
|
</table>
|
|
|
|
|
... | | ... | |