... | ... | @@ -10,6 +10,20 @@ Wherever possible, the same components shall be used as in the [DI/OT ZU7 System |
|
|
#### FPGA
|
|
|
|
|
|
* **Kintex Ultrascale** - XCKU035-1FFVA1156C
|
|
|
* Example I/O assignment to various HP/HR I/O banks
|
|
|
|
|
|
|**Bank**|**Voltage**|**Assignment**|
|
|
|
|----|----|----|
|
|
|
| 64 (HR) | * | P4 signals, peripherals |
|
|
|
| 65 (HR) | * | DI/OT backplane P1 slow I/Os, peripherals, thermometers, LEDs |
|
|
|
| 66 (HP) | 1.2V | DDR4 |
|
|
|
| 67 (HP) | 1.2V | DDR4 |
|
|
|
| 68 (HP) | 1.2V | DDR4 |
|
|
|
| 44 (HP) | 1.8V | DI/OT backplane P1/P6 LVDS lanes, CLK |
|
|
|
| 45 (HP) | Vadj | FMC HPC LA/HA/HB/CLK |
|
|
|
| 46 (HP) | Vadj | FMC HPC LA/HA/HB/CLK |
|
|
|
| 47 (HP) | Vadj | FMC HPC LA/HA/HB/CLK |
|
|
|
| 48 (HP) | Vadj | FMC HPC LA/HA/HB/CLK |
|
|
|
|
|
|
#### FMC
|
|
|
|
... | ... | |