... | @@ -16,9 +16,24 @@ Wherever possible, the same components shall be used as in the [DI/OT ZU7 System |
... | @@ -16,9 +16,24 @@ Wherever possible, the same components shall be used as in the [DI/OT ZU7 System |
|
* **HPC** with at least 4 MGTs - to e.g. host COTS ADC FMCs, requires 160 FPGA I/Os
|
|
* **HPC** with at least 4 MGTs - to e.g. host COTS ADC FMCs, requires 160 FPGA I/Os
|
|
* **Vadj** 1.8V enabled/disabled by FPGA pin
|
|
* **Vadj** 1.8V enabled/disabled by FPGA pin
|
|
|
|
|
|
|
|
#### DI/OT backplane connectors
|
|
|
|
* **P1** fully populated:
|
|
|
|
* *MGT_Tx/MGT_Rx* lanes connected to FPGA transceiver
|
|
|
|
* LVDS lanes (*DIFF0..10*) connected to FPGA I/Os, from those *DIFF0* and *DIFF8* connected to clock-capable FPGA I/Os
|
|
|
|
* Geographical addressing pins (*GA0..3*) connected to FPGA I/Os
|
|
|
|
* *SHARED_BUS0..4* connected to FPGA I/Os
|
|
|
|
* *RST_N* connected to FPGA I/O
|
|
|
|
* *SYSEN_N* connected to FPGA I/O
|
|
|
|
* *CLK_P/CLK_N* connected to clock-capable FPGA I/O
|
|
|
|
* **P6**:
|
|
|
|
* LVDS lanes (*DIFF11..14*) connected to FPGA I/Os
|
|
|
|
* **P4** populated depending on FPGA I/Os availability:
|
|
|
|
* *RTM_SHARED_BUS0..7* connected to FPGA I/Os through switches (e.g. 74HC4066PW) all enabled from 1 FPGA pin - to allow peripheral board to be dynamically attached to the P4 shared bus.
|
|
|
|
* RTM I/Os connected to FPGA I/Os depending on available I/Os
|
|
|
|
|
|
#### Connectivity
|
|
#### Connectivity
|
|
* front-panel, ideally includes
|
|
* front-panel, ideally includes
|
|
- 1 or 2 LEDs
|
|
- LEDs connected to FPGA I/Os (4-6? depending how many can be fit in the front panel)
|
|
- a DIO with lemo-00
|
|
- a DIO with lemo-00
|
|
|
|
|
|
#### Memories
|
|
#### Memories
|
... | @@ -38,7 +53,8 @@ Wherever possible, the same components shall be used as in the [DI/OT ZU7 System |
... | @@ -38,7 +53,8 @@ Wherever possible, the same components shall be used as in the [DI/OT ZU7 System |
|
#### Mechanical
|
|
#### Mechanical
|
|
|
|
|
|
* 100mm x 220mm
|
|
* 100mm x 220mm
|
|
* **P1** and **P6** backplane connectors
|
|
* **P1**, **P4** and **P6** backplane connectors
|
|
|
|
* cut-out in PCB under the FMC slot (like in SPEC board, for better cooling).
|
|
* [DIO 16ch opt 24V](https://edms.cern.ch/ui/#!master/navigator/item?P:100130669:100130670:subDocs) as mechanical reference
|
|
* [DIO 16ch opt 24V](https://edms.cern.ch/ui/#!master/navigator/item?P:100130669:100130670:subDocs) as mechanical reference
|
|
|
|
|
|
### Requirements
|
|
### Requirements
|
... | | ... | |