|
|
|
# Simple DI/OT FMC carrier Peripheral Board
|
|
|
|
|
|
|
|
This page gathers the design specification of the FMC carrier Peripheral Board for DI/OT crate. The role of this board is to provide the ability to host FMC mezzanines inside the DI/OT crate. It is equipped with an FPGA that communicates over the DI/OT backplane with a DI/OT System Board using a Multi Gigabit Transceiver (MGT) and provides I/Os to the FMC connector.
|
|
|
|
|
|
|
|
## Specification
|
|
|
|
|
|
|
|
### FPGA
|
|
|
|
|
|
|
|
* **Xilinx Artix-7** (exact part number selected based on required I/Os and transceivers)
|
|
|
|
|
|
|
|
### FMC
|
|
|
|
|
|
|
|
* **HPC** (?) - requires 160 FPGA I/Os
|
|
|
|
|
|
|
|
|
|
|
|
### Mechanical
|
|
|
|
|
|
|
|
* 100mm x 220mm
|
|
|
|
* **P1** and (optionally) **P6** backplane connectors
|
|
|
|
* [DIO 16ch opt 24V](https://edms.cern.ch/ui/#!master/navigator/item?P:100130669:100130670:subDocs) as mechanical reference
|
|
|
|
|