Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#58
[CLK_buffer_DRTIO_CDR] rearrange designators and values of coupling caps for CLK0/CLK1 of IC1
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information