Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#105
[fpga-bank-63] remove "no ERC" flags from signals that are connected
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information