... | ... | @@ -6,7 +6,7 @@ |
|
|
Changelog comparing to v0.1
|
|
|
* *sch/Cpcis_connectors_P1_P2_P3.SchDoc* - added red text about lines cross-over in the backplane
|
|
|
* *sch/Cpcis_connectors_P4_P5_P6.SchDoc* - added red text about lines cross-over in the backplane
|
|
|
* *sch/fpga-bank-87-88.SchDoc* - added watchdog, common DCXO_OE for Main_DCXO and Helper_DCXO (not used by CERN)
|
|
|
* *sch/fpga-bank-87-88.SchDoc* - added watchdog to drive PS_ON#, common DCXO_OE for Main_DCXO and Helper_DCXO (not used by CERN)
|
|
|
* *sch/power-supply-3.SchDoc* - components rearranged, no technical change
|
|
|
|
|
|
# (obsolete) Documents for v0.1 schematics review
|
... | ... | |