|
|
# Cute-WR-A7 (Compact Universal Timing Endpoint Based on White Rabbit with Xilinx Artix7)
|
|
|
|
|
|
## Introduction
|
|
|
|
|
|
The Cute-WR-DP is the enhanced version of the [CUTE-WR-DP](https://www.ohwr.org/project/cute-wr-dp/wiki) with an Xilinx Artix7 series FPGA.
|
|
|
|
|
|
**BELOW IS A TEMPLATE. PLEASE UPDATE**
|
|
|
|
|
|
There are three function modes for Cute-WR-DP.
|
|
|
|
|
|
1. **Normal mode (Cute-WR-DP-NM)**
|
|
|
- In Normal mode, Cute-WR-DP acts as a normal WR node with one SFP
|
|
|
port (SFP0).
|
|
|
2. **Cascade mode (Cute-WR-DP-CM)**
|
|
|
- In CM mode, two ports act as one down-link (SFP1) and one
|
|
|
up-link (SFP0) to support cascade topology. Two ports also
|
|
|
support a simple switch function for normal Ethernet packets.
|
|
|
3. **Parallel mode (Cute-WR-DP-PM)**
|
|
|
- In PM mode both port act as down-link port connect to different
|
|
|
WRS, provide redundancy to improve the reliability for safety
|
|
|
related applications. The current firmware doesn't support this
|
|
|
function.
|
|
|
|
|
|
## Hardware
|
|
|
|
|
|
![](/uploads/c9c1d06426079bf7f5ff1b1fc5b0c25d/Cute-WR-DP__block_diagram.jpg.png)
|
|
|
|
|
|
**Block diagram**
|
|
|
|
|
|
![](/uploads/11d4896e49baeec8c6e61c50b99e9a24/Cute-WR-DP2_s.jpg)
|
|
|
|
|
|
**Cute-WR-DP**
|
|
|
|
|
|
|
|
|
## Hardware Features:
|
|
|
|
|
|
- 3.3v power supply, 1.5A
|
|
|
- VITA57 FMC mezzanine
|
|
|
- Two WR compatible SFP sockets
|
|
|
- Spartan 6 (XC6SLX45T-4CSG324C)
|
|
|
- 32MBit SPI FLASH (M25P32-VMF6P)
|
|
|
- 64Kbit I2C EEPROM (24AA64T-I/MC)
|
|
|
- FMC LPC interface following the VITA standard
|
|
|
- JTAG connector
|
|
|
- USB-UART port
|
|
|
- External CLK reference (work in master mode)
|
|
|
- Adjustable CLK output (optional)
|
|
|
- 2 USER IO on front panel, LEMO interface
|
|
|
- 2 front panel
|
|
|
LEDs
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Firmware
|
|
|
|
|
|
![](/uploads/e0868cff1a89ea94f2fd21d06e77f37e/dual_port_structure.png)
|
|
|
The firmware is based on WRPC with modified code in the LM32 softcore.
|
|
|
The additional resource cost to support Dual Port is less than twice
|
|
|
that of a single port.
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
- [Production
|
|
|
Documentation](https://www.ohwr.org/project/cute-wr-dp/tree/master)
|
|
|
- Normal Mode (Cute-WR-DP-NM)
|
|
|
- Latest Firmware ([bit
|
|
|
file](https://www.ohwr.org/project/cute-wr-dp/uploads/1ba1b78b7813954723ff85899836b4df/cute_wr_demo.bit),
|
|
|
[flash
|
|
|
file](https://www.ohwr.org/project/cute-wr-dp/uploads/7be4682adbbbb129577f5d2b5437c935/cute_wr_demo.mcs))
|
|
|
- [Previous firmware version](https://www.ohwr.org/project/cute-wr-dp/wikis/Documents/Published-Firmware)
|
|
|
- [Firmware Source
|
|
|
code](https://www.ohwr.org/project/wr-cores/tree/hm-cute),
|
|
|
branch hm-cute. Project directory syn/cute\_ref\_design/
|
|
|
- [LM32 software
|
|
|
code](https://www.ohwr.org/project/wrpc-sw/tree/hm-cute),
|
|
|
branch hm-cute.
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
- Cascaded Mode (Cute-WR-DP-CM)
|
|
|
- Latest Firmware ([bit
|
|
|
file](https://www.ohwr.org/project/cute-wr-dp/uploads/6aa9ad158c71fe861a93612298f82f2a/cute_dp_demo.bit),
|
|
|
[flash
|
|
|
file](https://www.ohwr.org/project/cute-wr-dp/uploads/b68817f9ba0d2d7732dc05f91d6db427/cute_dp_demo.mcs))
|
|
|
- [Previous Firmware](https://www.ohwr.org/project/cute-wr-dp/wikis/Documents/Published-Firmware)
|
|
|
- [Firmware Source
|
|
|
code](https://www.ohwr.org/project/wr-cores/tree/hm-cute-dp),
|
|
|
branch hm-cute-dp. Project directory syn/cute\_dp\_ref\_design/
|
|
|
- [LM32 software
|
|
|
code](https://www.ohwr.org/project/wrpc-sw/tree/hm-cute-dp),
|
|
|
branch hm-cute-dp.
|
|
|
- Follow the
|
|
|
[instructions](https://www.ohwr.org/project/cute-wr-dp/wikis/cute-wr-dp-demo)
|
|
|
to run the cascaded WR demo project.
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
- Parallel mode (Cute-WR-DP-PM)
|
|
|
- Not yet supported
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Users list
|
|
|
|
|
|
- [Converter Control Electronics group at
|
|
|
CERN](http://epc.web.cern.ch/content/converter-controls-electronics-cce)
|
|
|
- [Ruke elec](http://www.rockelec.com/index_en.html) (a time &
|
|
|
frequency device supplier in China)
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
- [Cute-WR-DP](http://www.synctechnology.cn/EN_detaile.aspx?id=39) -
|
|
|
[SyncTechnology](https://www.ohwr.org/companies/synctechnology) - a
|
|
|
spinoff company from THU, China
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
- [Guanghua Gong](https://www.ohwr.org/users/925) - Tsinghua
|
|
|
University, Beijing
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Status
|
|
|
|
|
|
|**Date**|**Event**|
|
|
|
|----|----|
|
|
|
|26-Mar-2014|Start of project. Conceptual Idea.|
|
|
|
|25-Jan-2017|Hardware verified|
|
|
|
|25-Jan-2017|Publish the simple dual port demo|
|
|
|
|04-Apr-2017|Publish the CUTEWR-DPV2.2|
|
|
|
|10-Mar-2018|20 Cute-WR-DPV2.2 produced|
|
|
|
|06-Nov-2018|Another 20 Cute-WR-DPV2.3 produced|
|
|
|
|30-Nov-2018|Release of CM mode support|
|
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
14 September 2020
|
|
|
|
|
|
|