... | ... | @@ -70,6 +70,8 @@ pins in the VME64x J1 connector. |
|
|
it not longer used.
|
|
|
- [Design guidelines](https://www.ohwr.org/documents/110) and
|
|
|
[Blocking driver measurements](BlockingMeasures).
|
|
|
- Eventual [replacement of coupled
|
|
|
inductors](/PulseTransformerRepl)
|
|
|
- Reviews of architecture:
|
|
|
- [Review of architecture](Review200711)
|
|
|
- [Second Review of architecture](Review201011)
|
... | ... | @@ -281,6 +283,10 @@ HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus |
|
|
<td>10-12-2012</td>
|
|
|
<td>Will build 4 V2's before building another 20 and after that 100. Ordered 25 RTM modules.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>11-01-2013</td>
|
|
|
<td>Starting transfer knowledge of the project to Thedi (Stana).</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
... | ... | @@ -294,5 +300,5 @@ HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus |
|
|
|
|
|
-----
|
|
|
|
|
|
Carlos Gil Soriano, Erik van der Bij - 10 December 2012
|
|
|
Carlos Gil Soriano, Erik van der Bij - 11 January 2013
|
|
|
|