... | ... | @@ -62,33 +62,20 @@ connectivity. |
|
|
|
|
|
## Project Information
|
|
|
|
|
|
- Official product documentation:
|
|
|
- [EDA-02446](http://edms.cern.ch/nav/EDA-02446) CONV-TTL-BLO
|
|
|
front module
|
|
|
- [EDA-02452](http://edms.cern.ch/nav/EDA-02452) CONV-TTL-RTM rear
|
|
|
transition module
|
|
|
- [EDA-02453](http://edms.cern.ch/nav/EDA-02453) CONV-TTL-RTM-BLO
|
|
|
piggyback on RTM with connectors
|
|
|
This project is composed of three separate projects:
|
|
|
|
|
|
- [Hardware project](https://www.ohwr.org/project/conv-ttl-blo-hw)
|
|
|
- [Gateware project](https://www.ohwr.org/project/conv-ttl-blo-gw)
|
|
|
- [Testing project
|
|
|
project](https://www.ohwr.org/project/conv-ttl-blo-tst)
|
|
|
|
|
|
Useful user documentation can be found at these locations:
|
|
|
|
|
|
- [Getting started with CONV-TTL-BLO boards](getting-started)
|
|
|
- [User guide](https://www.ohwr.org/project/conv-ttl-blo/wikis/Documents/CONV-TTL-BLO-User-Guide)
|
|
|
- [Hardware guide](hw-guide)
|
|
|
- [CERN-specific information](cern-specific)
|
|
|
- [Frequently Asked Questions](faq)
|
|
|
|
|
|
### FPGA HDL
|
|
|
|
|
|
- [CONV-TTL-BLO gateware
|
|
|
sub-project](https://www.ohwr.org/project/conv-ttl-blo-gw)
|
|
|
- [Latest gateware
|
|
|
release](https://www.ohwr.org/project/conv-ttl-blo-gw/wikis/Release-3-0)
|
|
|
- [Gateware releases
|
|
|
page](https://www.ohwr.org/project/conv-ttl-blo-gw/wikis/Releases)
|
|
|
|
|
|
### Testing the CONV-TTL-BLO
|
|
|
|
|
|
- [CONV-TTL-BLO testing
|
|
|
sub-project](https://www.ohwr.org/project/conv-ttl-blo-tst)
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Status
|
... | ... | @@ -202,5 +189,5 @@ connectivity. |
|
|
|
|
|
-----
|
|
|
|
|
|
Theodor-Adrian Stana, Carlos Gil-Soriano, Erik van der Bij - Sept. 2014
|
|
|
Theodor-Adrian Stana, Carlos Gil-Soriano, Erik van der Bij - Jan. 2015
|
|
|
|