... | @@ -31,17 +31,17 @@ pins in the VME64x J1 connector. |
... | @@ -31,17 +31,17 @@ pins in the VME64x J1 connector. |
|
- The output pulse is a CERN level standard, [Standard
|
|
- The output pulse is a CERN level standard, [Standard
|
|
Blocking](https://www.ohwr.org/project/conv-ttl-blo/uploads/8ba57dff4f18540c947830f70e8c8ead/BlockingSpecification.pdf).
|
|
Blocking](https://www.ohwr.org/project/conv-ttl-blo/uploads/8ba57dff4f18540c947830f70e8c8ead/BlockingSpecification.pdf).
|
|
- 6 conversion channels. Every channel has:
|
|
- 6 conversion channels. Every channel has:
|
|
- A TTL input in the front panel.
|
|
- A TTL input at the front panel.
|
|
- A TTL output in the front panel.
|
|
- A TTL output at the front panel.
|
|
- A Blocking input in the rear panel.
|
|
- A Blocking input at the rear panel.
|
|
- Three Blocking outputs in the rear panel.
|
|
- Three Blocking outputs at the rear panel.
|
|
- Additional custom I/Os in front panel.
|
|
- Additional 4 TTL inverter channels at the front panel.
|
|
- LEMO 00 connectors in both front and rear panels.
|
|
- LEMO 00 connectors at both front and rear panels.
|
|
- Galvanic isolation for inputs and outputs.
|
|
- Galvanic isolation on the Blocking outputs.
|
|
- Rear panel: input protection against high-current and high-voltage
|
|
- Rear panel: input protection against high-current and high-voltage
|
|
transients.
|
|
transients.
|
|
- Communication through I2C allows to fetch logs of the repetitor
|
|
- Communication through I2C on the VME bus allows to fetch logs of the
|
|
board and change the pulse width.
|
|
repetitor board and change the pulse width.
|
|
- Time-tagging: [White-Rabbit
|
|
- Time-tagging: [White-Rabbit
|
|
capable](https://www.ohwr.org/project/white-rabbit)
|
|
capable](https://www.ohwr.org/project/white-rabbit)
|
|
- FPGA firmware can be remotely upgradeable.
|
|
- FPGA firmware can be remotely upgradeable.
|
... | @@ -312,5 +312,5 @@ HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus |
... | @@ -312,5 +312,5 @@ HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus |
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
Thedi Stana, Carlos Gil Soriano, Erik van der Bij - 11 January 2013
|
|
Thedi Stana, Carlos Gil Soriano, Erik van der Bij - 16 January 2013
|
|
|
|
|