... | ... | @@ -265,6 +265,10 @@ HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus |
|
|
<td>10-10-2012</td>
|
|
|
<td>Schematics design review of V2 held.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>22-10-2012</td>
|
|
|
<td>V2 ready. <a href="https://www.ohwr.org/project/conv-ttl-blo/blob/master/pcb/doc/report/10oct.txt">Report of the design review</a> added. <a href="https://www.ohwr.org/project/conv-ttl-blo/blob/master/pcb/conv-ttl-blo-v2/conv-ttl-blo-v2.pdf">Schematics</a> , <a href="https://www.ohwr.org/project/conv-ttl-blo/tree/master/pcb/conv-ttl-blo-v2/Project%20Outputs%20for%20conv-ttl-blo-v2">BOM</a> and <a href="https://www.ohwr.org/project/conv-ttl-blo/tree/master/pcb/conv-ttl-blo-v2/Schematics">project files</a> up in repo.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
... | ... | @@ -278,5 +282,5 @@ HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus |
|
|
|
|
|
-----
|
|
|
|
|
|
Carlos Gil Soriano, Erik van der Bij - 10 October 2012
|
|
|
Carlos Gil Soriano, Erik van der Bij - 22 October 2012
|
|
|
|