... | @@ -356,7 +356,7 @@ FPGA. |
... | @@ -356,7 +356,7 @@ FPGA. |
|
<td><b> Description </b></td>
|
|
<td><b> Description </b></td>
|
|
</tr>
|
|
</tr>
|
|
<tr class="even">
|
|
<tr class="even">
|
|
<td>31..4</td>
|
|
<td>31..18</td>
|
|
<td><em>Reserved</em></td>
|
|
<td><em>Reserved</em></td>
|
|
<td align="center">X</td>
|
|
<td align="center">X</td>
|
|
<td>Reserved bits read undefined; they should be written as '0'</td>
|
|
<td>Reserved bits read undefined; they should be written as '0'</td>
|
... | | ... | |