... | ... | @@ -36,12 +36,12 @@ package along with its status is described in the following table: |
|
|
<tr class="odd">
|
|
|
<td>WP4</td>
|
|
|
<td>[Rewrite and extend Alstom MicroFIP VHDL code](https://www.ohwr.org/project/cern-fip/wikis/WP4)</td>
|
|
|
<td>Cancelled <em><span style="text-align:left;">*></span></em></td>
|
|
|
<td>Cancelled</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>WP5</td>
|
|
|
<td>[Write new nanoFIP VHDL code](https://www.ohwr.org/project/cern-fip/wikis/WP5)</td>
|
|
|
<td>Done <em><span style="text-align:left;">*></span></em></td>
|
|
|
<td>Done</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>WP6</td>
|
... | ... | @@ -66,14 +66,5 @@ package along with its status is described in the following table: |
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
\_\<\*\>For the development of the FPGA replacement either WP4 or WP5
|
|
|
will be needed. The decision between the **adaptation of existing VHDL
|
|
|
code** (WP4)
|
|
|
or the **development of completely new code** (WP5) will be made based
|
|
|
on the results of WP1, WP2 and WP3.\_
|
|
|
|
|
|
*It was concluded in March 2009 that new code needed to be
|
|
|
developed**.*
|
|
|
|
|
|
-----
|
|
|
|