... | ... | @@ -5,7 +5,7 @@ |
|
|
**BabyWR** is being developed as a cost effective and small pluggable WR node. BabyWR has a [M.2 form-factor](https://en.wikipedia.org/wiki/M.2). BabyWR is designed for low phase noise (10 MHz; < -100 dBc/Hz @ 10 Hz) timing generation. For applications that demand ultimate low phase noise, an external high precision oscillator can be disciplined and used as reference clock.
|
|
|
The standard M.2 Type 2260-D6-M form factor module provides 10 MHz and 1 PPS signals that are generated by the [White Rabbit PTP Core](https://ohwr.org/project/wr-cores/wikis/Wrpc-core).
|
|
|
|
|
|
FPGA phase noise is the limiting factor. Phase noise can be further improved when re-clocking the 10 MHz and 1 PPS signals using the clean reference oscillator as is proven for the M.2 Type 2280-D6-M form factor module. However, for re-clocking "lock sweep" needs to be implemented in order to find the proper phase alignment. Lock sweep increases the time it takes to establish a link and lock sweep is not yet officially implemented; two reasons to use standard M.2 Type 2260-D6-M for the time being.
|
|
|
FPGA phase noise is the limiting factor. Phase noise can be further improved when re-clocking the 10 MHz and 1 PPS signals using the clean reference oscillator as is proven for the [M.2 Type 2280-D6-M](https://ohwr.org/project/babywr/-/wikis/BabyWR-2280-D6-M) form factor module. However, for re-clocking "lock sweep" needs to be implemented in order to find the proper phase alignment. Lock sweep increases the time it takes to establish a link and lock sweep is not yet officially implemented; two reasons to use standard M.2 Type 2260-D6-M for the time being.
|
|
|
|
|
|
**BabyWR-Carrier** is a [SPEC](https://ohwr.org/project/spec/wikis/home) like PCIe card ([Figure 3](#babywr-carrier)) that can accept a BabyWR for test purposes. Like the SPEC, BabyWR-Carrier has a PCIe interface, an SFP+ cage, a (not fully populated) LPC FMC connector, JTAG- and USB-interface, LEDs, button and GPIO headers.
|
|
|
|
... | ... | @@ -35,7 +35,7 @@ Figure 2 shows the 10MHz Phase Noise performance of BabyWR (blue trace). The ora |
|
|
- 64K (8K x 8-bit) I2C Serial EEPROM (24AA64T-I/MC) for storing serial number, calibration parameters and other critical data
|
|
|
- 2K (128 x 8-bit) I2C Serial EEPROM (24AA025E48) which provides EUI-48
|
|
|
- Miscellaneous
|
|
|
- 4x U.FL coaxial conectors: 0p/n (J2-J3) for external reference clock, 1p/n (J4-J5) for absolute calibration or general purpose
|
|
|
- 4x U.FL coaxial connectors: Clk0p/n (J2-J3) for external reference clock, Clk1p/n (J4-J5) for absolute calibration or general purpose
|
|
|
- JTAG interface via M.2 connector pins
|
|
|
- SFP logical signals (I2C, LOS_Fault, Mod_ABS) via M.2 connector pins
|
|
|
- WRCLK (default 10 MHz), 1 PPS differential outputs via M.2 connector pins
|
... | ... | @@ -49,7 +49,7 @@ Figure 2 shows the 10MHz Phase Noise performance of BabyWR (blue trace). The ora |
|
|
- 8 layer PCB
|
|
|
- All signals ESD protected
|
|
|
- Power consumption
|
|
|
- 1,9 Watt (3V3)
|
|
|
- 1,6 Watt (3V3)
|
|
|
|
|
|
## BabyWR-Carrier
|
|
|
![BabyWR_Carrier](uploads/2d0a3f82e303ca6bb4ea8f96853a037b/_MG_8020-3.jpg)
|
... | ... | |