... | ... | @@ -4,7 +4,7 @@ The original work conducted over FPGAs the AsyncArt project was targeted to Xili |
|
|
- Virtex-4 XC4VFX20: [Xilinx ML405](https://www.xilinx.com/support/documentation/boards_and_kits/ug210.pdf)
|
|
|
- Spartan-3 XC3S200: [Xilinx Spartan-3 Starter Kit](https://www.xilinx.com/support/documentation/boards_and_kits/ug130.pdf)
|
|
|
|
|
|
The collection of demo examples from the AsyncArt project was reviewed and migrated to **Xilinx 6th Series devices** and made publicly available in the date of **2012/12/27**, so you will need the [Xilinx ISE Webpack 14](http://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.htm) Integrated Design Environment.
|
|
|
The collection of demo examples from the AsyncArt project was reviewed and migrated to **Xilinx 6th Series devices** and made publicly available in the date of **2012/12/29**, so you will need the [Xilinx ISE Webpack 14](http://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.htm) Integrated Design Environment.
|
|
|
|
|
|
The AsyncArt project deriverables are then compressed full Xilinx ISE
|
|
|
projects, all of them consisting in two fundamental blocks:
|
... | ... | @@ -27,7 +27,7 @@ should be enabled.* |
|
|
logic. For a successful simulation, Post Place & Route models should be
|
|
|
used.*
|
|
|
|
|
|
*NOTE:** A single design deliverable may contain more than one
|
|
|
**NOTE:** A single design deliverable may contain more than one
|
|
|
schematic/testbench pair
|
|
|
|
|
|
|
... | ... | @@ -37,8 +37,7 @@ The collection of schematics IP-Cores and associated symbols that |
|
|
comprises the library. By copying & editing the already available
|
|
|
blocks, the library can be easily extended.
|
|
|
|
|
|
- [Download the latest
|
|
|
release](https://www.ohwr.org/project/asyncart/uploads/5b5d330e4cc20dd5f209db39d02f6e60/library-20121229.tar)
|
|
|
- [Download library-20121229.tar](https://www.ohwr.org/project/asyncart/uploads/5b5d330e4cc20dd5f209db39d02f6e60/library-20121229.tar)
|
|
|
|
|
|
## Micropipelines
|
|
|
|
... | ... | @@ -49,6 +48,5 @@ advantages of micropipelines are a power consuption that directly |
|
|
depends on data throughput, a very low logic overhead & an ultra fast
|
|
|
performance.
|
|
|
|
|
|
- [Download the latest
|
|
|
release](https://www.ohwr.org/project/asyncart/uploads/528157fae973ae1b83805708027b867d/micropipelines-20121229.tar)
|
|
|
- [Download micropipelines-20121229.tar](https://www.ohwr.org/project/asyncart/uploads/528157fae973ae1b83805708027b867d/micropipelines-20121229.tar)
|
|
|
|