... | @@ -14,7 +14,7 @@ Another solution is to use a **GALS design style**: there are different (e.g. ph |
... | @@ -14,7 +14,7 @@ Another solution is to use a **GALS design style**: there are different (e.g. ph |
|
|
|
|
|
- [The previous text is largely derived from the GALS entry at Wikipedia](https://en.wikipedia.org/wiki/Globally_asynchronous_locally_synchronous)
|
|
- [The previous text is largely derived from the GALS entry at Wikipedia](https://en.wikipedia.org/wiki/Globally_asynchronous_locally_synchronous)
|
|
|
|
|
|
# Design Examples
|
|
# Technical Details
|
|
|
|
|
|
More than a standard library, the core of the
|
|
More than a standard library, the core of the
|
|
AsyncArt project is a **collection of very simple reference design
|
|
AsyncArt project is a **collection of very simple reference design
|
... | @@ -23,12 +23,13 @@ extended to more complex projects**. |
... | @@ -23,12 +23,13 @@ extended to more complex projects**. |
|
|
|
|
|
The original AsyncArt research project was conducted by **Javier Garcia-Lasheras** between 2005 and 2007 with the support of the **Communication, Signal and Microwaves group** of the [Public University of Navarre](https://www.unavarra.es/?languageId=1). The target for this research was to demonstrate the advantages of a full featured System-on-Chip ASIC implemented with the GALS approach. After heavy testing in FPGAs, an ASIC chip dubbed PNX-2006 was successfully built, demonstrating Asynchronous Network-on-Chip capabilities and active power consumption and EM interference reduction techniques.
|
|
The original AsyncArt research project was conducted by **Javier Garcia-Lasheras** between 2005 and 2007 with the support of the **Communication, Signal and Microwaves group** of the [Public University of Navarre](https://www.unavarra.es/?languageId=1). The target for this research was to demonstrate the advantages of a full featured System-on-Chip ASIC implemented with the GALS approach. After heavy testing in FPGAs, an ASIC chip dubbed PNX-2006 was successfully built, demonstrating Asynchronous Network-on-Chip capabilities and active power consumption and EM interference reduction techniques.
|
|
|
|
|
|
During the research, we noticed that the FPGA prototypes performed very close to the physical limit of the technology while incurring in a very low logic overhead. Being aware of this being a major breakthrough, we published the internal details for our GALS implementation in the following paper:
|
|
During the research, we noticed that the FPGA prototypes performed very close to the physical limit of the technology while incurring in a very low logic overhead. Being aware of this being a major breakthrough, we published the internal details for our GALS implementation for FPGAs in the following paper:
|
|
|
|
|
|
- [Efficient implementation of GALS systems over commercial
|
|
- [Efficient implementation of GALS systems over commercial
|
|
synchronous FPGAs: a new
|
|
synchronous FPGAs: a new
|
|
approach](http://arxiv.org/abs/arXiv:0802.3441)
|
|
approach](http://arxiv.org/abs/arXiv:0802.3441)
|
|
|
|
|
|
|
|
## Original reference designs
|
|
|
|
|
|
Five years later, in 2012, the experimental FPGA projects that served as prototypes for the PNX-2006 ASIC chip were published as free/open source in the Open Hardware Repository. Those designs were implemented over Xilinx devices and are distributed as a collection of schematic projects for **Xilinx ISE**. You can find the collection with the original example projects in this link:
|
|
Five years later, in 2012, the experimental FPGA projects that served as prototypes for the PNX-2006 ASIC chip were published as free/open source in the Open Hardware Repository. Those designs were implemented over Xilinx devices and are distributed as a collection of schematic projects for **Xilinx ISE**. You can find the collection with the original example projects in this link:
|
|
- [Complete project collection for ISE](Reference-Design-Catalog)
|
|
- [Complete project collection for ISE](Reference-Design-Catalog)
|
... | | ... | |