... | ... | @@ -71,3 +71,4 @@ For this reason, **we are currently migrating the designs to a 100% FLOSS FPGA t |
|
|
Currently, **only the basic micropipeline demo is available** but this is a very good entry point to implementing asynchronous logic circuits in general and GALS in particular. By studying the micropipeline, you can check how fast your async design will be able to run and how physical derives have an impact in the speed of the CMOS circuitry, e.g.:
|
|
|
- The more the supply voltage is, the faster the circuit runs.
|
|
|
- The lower the die temperature is, the faster the circuit runs.
|
|
|
|